|
Volumn 56, Issue , 2013, Pages 420-421
|
A 10.4pJ/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing
a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
ANALOG COMPUTATION;
AREA EFFICIENCY;
ARITHMETIC OPERATIONS;
DESIGN COMPLEXITY;
INTERFACE CIRCUITS;
LOGICAL OPERATIONS;
LOW DENSITY PARITY CHECK;
MIXED-SIGNAL PROCESSING;
ANALOG COMPUTERS;
SIGNAL PROCESSING;
|
EID: 84876542276
PISSN: 01936530
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISSCC.2013.6487796 Document Type: Conference Paper |
Times cited : (17)
|
References (7)
|