메뉴 건너뛰기




Volumn 56, Issue , 2013, Pages 420-421

A 10.4pJ/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG COMPUTATION; AREA EFFICIENCY; ARITHMETIC OPERATIONS; DESIGN COMPLEXITY; INTERFACE CIRCUITS; LOGICAL OPERATIONS; LOW DENSITY PARITY CHECK; MIXED-SIGNAL PROCESSING;

EID: 84876542276     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2013.6487796     Document Type: Conference Paper
Times cited : (17)

References (7)
  • 1
    • 79957661523 scopus 로고    scopus 로고
    • A 100 pj/bit, (32, 8) cmos analog low-density parity-check decoder based on margin propagation
    • M. Gu and S. Chakrabartty, "A 100 pJ/bit, (32, 8) CMOS Analog Low-Density Parity-Check Decoder Based on Margin Propagation," J. Solid-State Circuits, vol. 46, no. 6, pp. 1433-1442, 2011
    • (2011) J. Solid-State Circuits , vol.46 , Issue.6 , pp. 1433-1442
    • Gu, M.1    Chakrabartty, S.2
  • 2
    • 84866623297 scopus 로고    scopus 로고
    • A 5GS/s 12.2pj/conv. Analog Charge-Domain FFT for a Software Defined Radio Receiver Front-End in 65nm CMOS
    • B. Sadhu, et al., "A 5GS/s 12.2pJ/conv. Analog Charge-Domain FFT for a Software Defined Radio Receiver Front-End in 65nm CMOS," IEEE RFIC Symposium, pp. 39-42, 2012
    • (2012) IEEE RFIC Symposium , pp. 39-42
    • Sadhu, B.1
  • 3
    • 49549109409 scopus 로고    scopus 로고
    • A 1.9μw 4.4fj/conversion-step 10b 1ms/s charge-redistribution adc
    • M. van Elzakker, et al., "A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," ISSCC Dig. Tech. Papers, pp. 244-245, 2008
    • (2008) ISSCC Dig. Tech. Papers , pp. 244-245
    • Van Elzakker, M.1
  • 4
    • 84860676678 scopus 로고    scopus 로고
    • Over-10x-extended-lifetime 76%-reduced-error solid-state drives (ssds) with error-prediction ldpc architecture and error-recovery scheme
    • S. Tanakamaru, et al., "Over-10x-Extended-Lifetime 76%-Reduced-Error Solid-State Drives (SSDs) with Error-Prediction LDPC Architecture and Error-Recovery Scheme," ISSCC Dig. Tech. Papers, pp. 424-426, 2012
    • (2012) ISSCC Dig. Tech. Papers , pp. 424-426
    • Tanakamaru, S.1
  • 5
    • 84865492858 scopus 로고    scopus 로고
    • A 5.79-gb/s energy-efficient multirate ldpc codec chip for
    • S.-W. Yen, et al., "A 5.79-Gb/s Energy-Efficient Multirate LDPC Codec Chip for IEEE 802.15.3c Applications," J. Solid-State Circuits, vol. 47, no. 9, pp. 2246-2257, 2012
    • IEEE 802.15.3c Applications J. Solid-State Circuits , vol.47 , Issue.9 , pp. 2246-2257
    • Yen, S.-W.1
  • 6
    • 84866630798 scopus 로고    scopus 로고
    • A 1.6-mm2 38-mw 1.5-gb/s ldpc decoder enabled by refresh-free embedded dram
    • Y.-S. Park, et al., "A 1.6-mm2 38-mW 1.5-Gb/s LDPC Decoder Enabled by Refresh-Free Embedded DRAM," IEEE Symp. VLSI Circuits, pp. 114-115, 2012
    • (2012) IEEE Symp. VLSI Circuits , pp. 114-115
    • Park, Y.-S.1
  • 7
    • 78650023963 scopus 로고    scopus 로고
    • A min-sum iterative decoder based on pulsewidth message encoding
    • K. Cushon, et al., "A Min-Sum Iterative Decoder Based on Pulsewidth Message Encoding," IEEE Trans. Circuits and Systems-II, vol. 57, No. 11, pp. 893-897, 2010
    • (2010) IEEE Trans. Circuits and Systems-II , vol.57 , Issue.11 , pp. 893-897
    • Cushon, K.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.