A min-sum iterative decoder based on pulsewidth message encoding

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 11, 2010, Pages 893-897

  Cushon, Kevin ^a   Leroux, Camille ^a   Hemati, Saied ^a   Mannor, Shie ^a   Gross, Warren J ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

low power; low switching activity; Low density parity check (LDPC) codes; min sum (MS) iterative decoding; pulsewidth modulation (PWM)

Indexed keywords

CHANNEL CODING; ENERGY EFFICIENCY; ENERGY UTILIZATION; FORWARD ERROR CORRECTION; PULSE WIDTH MODULATION; SIGNAL ENCODING; SIGNAL TO NOISE RATIO;

DECODER ARCHITECTURE; ENERGY EFFICIENCY IMPROVEMENTS; LOW POWER; LOW-DENSITY PARITY-CHECK (LDPC) CODES; MIN-SUM; POST LAYOUT SIMULATION; PULSE-WIDTH-MODULATED; SWITCHING ACTIVITIES;

ITERATIVE DECODING;

EID: 78650023963     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2082970     Document Type: Article

References (16)

1. R. Gallager, "Low-density parity-check codes", IRE Trans. Inf. Theory, vol. 8, no. 1, pp. 21-28, Jan. 1962.
2. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit errorcorrecting coding and decoding: Turbo-codes", in Proc. ICC, May 1993, vol. 2, pp. 1064-1070.
3. D. MacKay, "Good error-correcting codes based on very sparse matrices", IEEE Trans. Inf. Theory, vol. 45, no. 2, pp. 399-431, Mar. 1999.
4. R. Pyndiah, "Near-optimum decoding of product codes: Block turbo codes", IEEE Trans. Commun., vol. 46, no. 8, pp. 1003-1010, Aug. 1998.
5. A. Darabiha, A. Chan Carusone, and F. Kschischang, "Power reduction techniques for LDPC decoders", IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 1835-1845, Aug. 2008.
6. T. Brandon, R. Hang, G. Block, V. C. Gaudet, B. Cockburn, S. Howard, C. Giasson, K. Boyle, P. Goud, S. S. Zeinoddin, A. Rapley, S. Bates, D. Elliott, and C. Schlegel, "A scalable LDPC decoder ASIC architecture with bit-serial message exchange", Integration, VLSI J., vol. 41, no. 3, pp. 385-398, May 2008.
7. V. Gaudet, C. Schlegel, and R. Dodd, "LDPC decoder message formatting based on activity factor minimization using differential density evolution", in Proc. ITW, Sep. 2007, pp. 571-576.
8. S. Hemati, A. Banihashemi, and C. Plett, "A 0.18-μm CMOS analog min-sum iterative decoder for a (32, 8) low-density parity-check (LDPC) code", IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2531-2540, Nov. 2006.
9. C. Winstead, N. Nguyen, V. Gaudet, and C. Schlegel, "Low-voltage CMOS circuits for analog iterative decoders", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 4, pp. 829-841, Apr. 2006.
10. F. Kschischang and B. Frey, "Iterative decoding of compound codes by probability propagation in graphical models", IEEE J. Sel. Areas Commun., vol. 16, no. 2, pp. 219-230, Feb. 1998.
11. N. Wiberg, Codes and Decoding on General Graphs. Linköping, Sweden: Linköping Univ., 1996.
12. T. Mohsenin, D. Truong, and B. Baas, "A low-complexity messagepassing algorithm for reduced routing congestion in LDPC decoders", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 5, pp. 1048-1061, May 2010.
13. C. Auth, M. Buehler, A. Cappellani, C.-H. Choi, G. Ding, W. Han, S. Joshi, B. McIntyre, M. Prince, P. Ranade, J. Sandford, and C. Thomas, "45 nm high-k+ metal gate strain-enhanced transistors", Intel Technol. J., vol. 12, no. 2, pp. 77-85, Jun. 2008.
14. A. Ghazel, E. Boutillon, J.-L. Danger, G. Gulak, and H. Laamari, "Design and performance analysis of a high speed AWGN communication channel emulator", in Proc. PACRIM, 2001, vol. 2, pp. 374-377.
15. Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic, "An efficient 10GBASE-T ethernet LDPC decoder design with low error floors", IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 843-855, Apr. 2010.
16. N. Onizawa, T. Hanyu, and V. Gaudet, "Design of high-throughput fully parallel LDPC decoders based on wire partitioning", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 3, pp. 482-489, Mar. 2010.