Advanced data layout optimization for multimedia applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1800 LNCS, Issue , 2000, Pages 186-193

  Kulkarni, Chidamber ^a,b   Catthoor, Francky ^a,b   De Man, Hugo ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84876354818     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45591-4_25     Document Type: Conference Paper

References (16)

1. P.Baglietto, M.Maresca and M.Migliardi, "Image processing on high-performance RISC systems", Proc. of the IEEE, vol. 84, no. 7, pp.917-929, July 1996.
2. D.C.Burger, J.R.Goodman and A.Kagi, "The declining effectiveness of dynamic caching for general purpose multiprocessor", Technical Report, University of Wisconsin, Madison, no. 1261,1995.
3. E.De Greef, "Storage size reduction for multimedia applications". Doctoral Dissertation, Dept. of EE, K.U.Leuven, January 1998.
4. F.Catthoor, S.Wuytack, E.De Greef, F.Balasa, L.Nachtergaele, A.Vandecappelle, "Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design", ISBN 0-7923-8288-9, Kluwer Acad. Publ, Boston, 1998.
5. S.Gupta, M.Miranda, F.Catthoor, R.Gupta, "Analysis of high-level address code transformations", In proc. of design automation and test in europe (DATE) conference, Paris, March 2000.
6. M.Kandemir, J.Ramanujam, A.Choudhary, "Improving cache locality by a combination of loop and data transformations", IEEE trans, on computers, vol. 48, no. 2, pp. 159-167, 1999.
7. C.Kulkarni, F.Catthoor, H.De Man, "Code transformations for low power caching in embedded multimedia processors,", Intnl. Parallel Proc. Symp.(IPPS/SPDP), Orlando FL, pp.292-297,April 1998.
8. D.Kulkarni and M.Stumm, "Linear loop transformations in optimizing compilers for parallel machines". The Australian computer journal, pp.41-50, may 1995.
9. M.Lam, E.Rothberg and M.Wolf, "The cache performance and optimizations of blocked algorithms", In Proc. 6th Intnl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), pp.63-74, Santa Clara, Ca., 1991.
10. C.L.Lawson and R.J.Hanson, "Solving least squares problems". Classics in applied mathematics, SIAM, Philadelphia, 1995.
11. N.Manjikian and T.Abdelrahman, "Array data layout for reduction of cache conflicts", Intl. Conference on Parallel and Distributed Computing Systems, 1995.
12. K.S.McKinley and O.Temam, "A quantitative analysis of loop nest locality", Proc. of 8th Intnl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), Boston, MA, October 1996.
13. G.L.Nemhauser, L.A.Wolsey, "Integer and Combinatorial Optimization", J.Wiley&Sons, New York, N.Y., 1988.
14. P.R.Panda, N.D.Dutt and A.Nicolau, " Memory data organization for improved cache performance in embedded processor applications". In Proc. ISSS-96, pp.9095, La Jolla, Ca., Nov 1996.
15. P.R.Panda, H.Nakamura, N.D.Dutt and A.Nicolau, "Augmented loop tiling with data alignment for improved cache performance", IEEE trans, on computers, vol. 48, no. 2, pp. 142-149, 1999.
16. D.A.Patterson and J.L.Hennessy, "Computer architecture A quantitative approach", Morgan Kaufmann Publishers Inc., San Francisco,1996.