A quantitative analysis of loop nest locality

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 31, Issue 9, 1996, Pages 94-104

  McKinley, Kathryn S ^a,c   Temam, Olivier ^b,d  

^a UNIVERSITY OF MASSACHUSETTS   (United States)

^b LABORATOIRE DES SCIENCES DU CLIMAT ET DE L ENVIRONNEMENT   (France)

^c Biologically Inspired Neural and Dynamical Systems Laboratory   (United States)

^d UNIVERSITY OF VERSAILLES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17044433896     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/248209.237161     Document Type: Article

References (46)

1. A. Agarwal and S. D. Pudar. Column-associative caches: A technique for reducing the miss rate of direct-mapped caches. In Proceedings of the 20th International Symposium on Computer Architecture, pages 169-178, San Diego, CA, May 1993.
2. S. G. Abraham, R. A. Sugumar, D. Windheiser, B. R. Rau, and R. Gupta. Predictability of load/store instruction latencies. In Proceedings of the 28th International Symposium on Microarchitecture, Austin, TX, December 1993.
3. F. Bodin, P. Beckman, D. Gannon, J. Gotwals, S. Narayana, S. Srinivas, and B. Winnicka. Sage++: An object-oriented toolkit and class library for building Fortran and C++ restructuring tools. In Second Object-Oriented Numerics Conference, 1994.
4. J-L. Baer and T-F. Chen. An effective on-chip preloading scheme to reduce data access penalty. In Proceedings of Supercomputing '91, Albuquerque, NM, November 1991.
5. L. A. Belady. A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal, 5(2):79-101, 1966.
6. D. Burger, J. R. Goodman, and A. Kägi. The declining effectiveness of dynamic caching for general-puropose microprocessors. Technical Report 1216, Dept. of Computer Science, University of Wisconsin at Madison, January 1995.
7. D. Burger, A. Kägi, and J. R. Goodman. Memory bandwidth limitations of future microprocessors. In Proceedings of the 23rd International Symposium on Computer Architecture, Philadelphia, PA, May 1996.
8. T. Chen and J. Baer. Effective hardware based data prefetching. IEEE Transactions on Computers, 44(5):609-623, May 1995.
9. D. Callahan, S. Carr, and K. Kennedy. Improving register allocation for subscripted variables. In Proceedings of the SIGPLAN '90 Conference on Programming Language Design and Implementation, White Plains, NY, June 1990.
10. S. Carr and K. Kennedy. Improving the ratio of memory operations to floating-point operations in loops. ACM Transactions on Programming Languages and Systems, 15(3):400-462, July 1994.
11. K. Cooper, K. Kennedy, and N. McIntosh. An empirical study of cross-loop reuse in the NAS benchmarks. Technical Report CRPC-TR95519-S, Center for Research on Parallel Computation, Rice University, October 1995.
12. K. Cooper, K. Kennedy, and N. McIntosh. Cross-loop reuse analysis and its application to cache optimizations. In Proceedings of the Ninth Workshop on Languages and Compilers for Parallel Computing, Santa Clara, CA, August 1996.
13. D. Callahan, K. Kennedy, and A. Porterfield. Software prefetching. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 40-52, Santa Clara, CA, April 1991.
14. G. Cybenko, L. Kipp, L. Pointer, and D. Kuck. Supercomputer performance evaluation and the Perfect benchmarks. In Proceedings of the 1990 ACM International Conference on Supercomputing, Amsterdam, The Netherlands, June 1990.
15. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, La Jolla, CA, June 1995.
16. S. Carr, K. S. McKinley, and C. Tseng. Compiler optimizations for improving data locality. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 1994.
17. Digital Equipment Corporation, Maynard, Massachussets. Alpha 21164 Microprocessor, Hardware Reference Manual, 1994.
18. N. Drach. Hardware implementation issues of data prefetching. In Proceedings of the 1995 ACM International Conference on Supercomputing, pages 323-334, Barcelona, Spain, July 1995.
19. J. D. Gee, M. D. Hill, D. N. Pnevmatikatos, and A. J. Smith. Cache performance of the SPEC92 benchmarksuite. IEEE Micro, 13(4):17-27, August 1993.
20. D. Gannon, W. Jalby, and K. Gallivan. Strategies for cache and local memory management by global program transformation. Journal of Parallel and Distributed Computing, 5(5):587-616, October 1988.
21. M. D. Hill. Aspects of Cache Memory and Instruction Buffer Performance. PhD thesis, Computer Science Dept., University of California, Berkeley, 1987. Available as Technical Report UCB/CSD 87/381.
22. M. D. Hill. A case for direct-mappedcaches. IEEE Computer, 21(12):25-40, December 1988.
23. J. Hennessy and D. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, CA, 1995.
24. M. D. Hill and A. J. Smith. Evaluating associativity in cpu caches. IEEE Transactions on Computers, 38(12):1612-1630, December 1989.
25. G. Irlam. SPA package, 1991.
26. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a samll fully-associative cache and prefetch buffers. In Proceedings of the 17th International Symposium on Computer Architecture, pages 364-373,Seattle, WA, June 1990.
27. A. C. Klaiber and H. M. Levy. An architecture for software-controlled data prefetching. In Proceedings of the 18th International Symposium on Computer Architecture, pages 43-53, Toronto, Canada, May 1991.
28. K. R. Kaplan and R. O. Winder. Cache based computer systems. IEEE Computer, 6(3):30-36, March 1973.
29. M. Lam, E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA, April 1991.
30. T. Mowry, M. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, Boston, MA, October 1992.
31. S. A. McKee and W. A. Wulf. A memory controller for improved performance of streamed computations on symmetric multiprocessors. In Proceedings of the 1996 International Conference on Parallel Processing, Honolulu, HI, April 1996.
32. S. Przybylski, M. Horowitz, and J. Hennessy. Performance tradeoffs in cache design. In Proceedings of the 15th International Symposium on Computer Architecture, pages 290-298, Honolulu, HI, June 1988.
33. D. Fountain. A different kind of RISC. BYTE, August 1994.
34. MicroDesign Resources. Intel boosts Pentium Pro to 200 Mhz. Microprocessor Report, 9(17), November 1995.
35. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the ACM SIGMETRICS Conference an Measurement & Modeling Computer Systems, pages 24-35, May 1993.
36. A. J. Smith. Cache memories. Computing Surveys, 14(3):473-530, September 1982.
37. A. J. Smith. Bibliography and readings on cpu cache memories and related topics. Computer Architecture News, 14(1):22-42, January 1986.
38. A. J. Smith. Line (block) size choice for cpu caches. IEEE Transactions on Computers, C-36(9):1063-1075, September 1987.
39. A. J. Smith. Second bibliography on cache memories. Computer Architecture News, 19(4):154-182, June 1991.
40. O. Temam, C. Flicker, and W. Jalby. Cache interference phenomena. In Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, 1994.
41. G. Tyson, M. Farrens, J. Matthews, and A. Pleszkun. A new approach to cache management. In Proceedings of the 28th International Symposium on Microarchitecture, Ann Arbor, MI, November 1995.
42. O. Temam, E. Granston, and W. Jalby. To copy or not to copy: A compile-time technique for assessing when data copying should be used to eliminate cache conflicts. In Proceedings of Supercomputing '93, Portland, OR, November 1993.
43. J. Uniejewski. SPEC Benchmark Suite: Designed for today's advanced systems. SPEC Newsletter Volume 1, Issue 1, SPEC, Fall 1989.
44. D. A. Wood, M. D. Hill, and R. E. Kessler. A model for estimating trace-sample miss ratios. In Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, pages 79-89, San Diego, CA, May 1991.
45. M. E. Wolf and M. Lam. A data locality optimizing algorithm. In Proceedings of the SIGPLAN '91 Conference on Programming Language Design and Implementation, Toronto, Canada, June 1991.
46. M. E. Wolf. Improving Locality and Parallelism in Nested Loops. PhD thesis, Dept. of Computer Science, Stanford University, August 1992.