SLC: Split-control Level Converter for dense and stable wide-range voltage conversion

European Solid-State Circuits Conference

Volumn , Issue , 2012, Pages 478-481

  Kim, Yejoong ^a   Lee, Yoonmyung ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT STRUCTURES; CRITICAL COMPONENT; LEVEL CONVERTER; LOW-POWER DESIGN; MEASURED RESULTS; SIGNAL LEVEL; STANDARD DEVIATION; STATIC POWER; SUBTHRESHOLD; ULTRALOW VOLTAGE; VOLTAGE CONVERSION;

ELECTRIC POWER SUPPLIES TO APPARATUS;

EID: 84870842265     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2012.6341359     Document Type: Conference Paper

References (10)

1. S. Dighe, S. Gupta, V. De, S. Vangal, N. Borkar, S. Borkar, and K. Roy, "A 45nm 48-core IA processor with variation-aware scheduling and optimal core mapping," Symp. VLSI Circuits Dig. Tech. Papers, pp. 250-251, 2011.
2. A. Wang and A. P. Chandrakasan, "A 180mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005.
3. Y. Lee, G. Kim, S. Bang, Y. Kim, I. Lee, P. Dutta, D. Sylvester, and D. Blaauw, "A modular 1mm3 die-stacked sensing platform with optical communication and multi-modal energy harvesting," ISSCC Dig. Tech. Papers, pp. 402-403, 2012.
4. Y. Kim, D. Sylvester, and D. Blaauw, "LC2: Limited-contention level converter for robust wide-range voltage conversion," Symp. VLSI Circuits Dig. Tech. Papers, pp. 188-189, 2011.
5. W. Wang, M. Ker, M. Chiang, and C. Chen, "Level shifters for high-speed 1-V to 3.3-V interfaces in a 0.13-μm Cu-interconnection/low-k CMOS technology," Proc. Int. Symp. VLSI Technology, Systems, and Applications, pp. 307-310, 2001.
6. I. J. Chang, J. Kim, and K. Roy, "Robust level converter design for subthreshold logic," Proc. Int. Symp. Low Power Electronics and Design (ISLPED), pp. 14-19, 2006.
7. Y. Lin and D. Sylvester, "Single stage static level shifter design for subthreshold to I/O voltage conversion," Proc. Int. Symp. Low Power Electronics and Design (ISLPED), pp. 197-200, 2008.
8. I. J. Chang, J. Kim, K. Kim, and K. Roy, "Robust level converter for subthreshold/super-threshold operation: 100mV to 2.5V," IEEE Trans. VLSI Systems, vol. 19, no. 8, pp. 1429-1437, Aug. 2011.
9. H. Shao and C. Tsui, "A robust, input voltage adaptive and low energy consumption level converter for subthreshold logic," ESSCIRC Dig. Tech. Papers, pp. 312-315, 2007.
10. Y. Lee, B. Giridhar, Z. Foo, D. Sylvester, and D. Blaauw, "A 660pW muti-stage temperature-compensated timer for ultra-low-power wireless sensor node synchronization," ISSCC Dig. Tech. Papers, pp. 46-47, 2011.