Efficient memory copy operations on the 48-core intel SCC processor

3rd Many-Core Applications Research Community Symposium, MARC 2011

Volumn , Issue , 2011, Pages 13-18

  Van Tol, Michiel W ^a   Bakker, Roy ^a   Verstraaten, Merijn ^a   Grelck, Clemens ^a   Jesshope, Chris R ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

DEDICATED CORES; HARDWARE SUPPORTS; MANY-CORE; OFF-CHIP; RESEARCH COMMUNITIES; SHARED MEMORIES; SHORT MESSAGE; SINGLE-CHIP;

RESEARCH;

MEMORY ARCHITECTURE;

EID: 84870534520     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. V. D. Wijngaart, and T. Mattson, "A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS," pp. 108-109, February 2010.
2. C. R. Jesshope, "A model for the design and programming of multicores," Advances in Parallel Computing, vol. High Performance Computing and Grids in Action, no. 16, pp. 37-55, 2008.
3. C. Grelck, S.-B. Scholz, and A. Shafarenko, "A gentle introduction to S-Net: Typed stream processing and declarative coordination of asynchronous components," Parallel Processing Letters, vol. 18, no. 2, pp. 221-237, 2008. (Pubitemid 351775135)
4. M. W. van Tol and J. Koivisto, "Extending and implementing the selfadaptive virtual processor for distributed memory architectures," CoRR, vol. abs/1104.3876, April 2011.
5. C. Grelck, J. Julku, and F. Penczek, "Distributed S-Net: High-level message passing without the hassle," in 1st ACM SIGPLAN Workshop on Advances in Message Passing (AMP'10), Toronto, Canada, 2010 (G. Bronevetsky, C. Ding, S.-B. Scholz, and M. Strout, eds.), ACM Press, New York City, New York, USA, 2010.
6. R. F. van der Wijngaart, T. G. Mattson, and W. Haas, "Light-weight communications on Intel's Single-chip Cloud Computer processor," SIGOPS Oper. Syst. Rev., vol. 45, pp. 73-83, February 2011.
7. C. Clauss, S. Lankes, P. Reble, and T. Bemmerl, "Evaluation and improvements of programming models for the Intel SCC many-core processor," in Proceedings of the International Conference on High Performance Computing and Simulation (HPCS2011) - to appear, Workshop on New Algorithms and Programming Models for the Manycore Era (APMM), (Istanbul, Turkey), July 2011.
8. P. Salihundam, S. Jain, T. Jacob, S. Kumar, V. Erraguntla, Y. Hoskote, S. Vangal, G. Ruhl, and N. Borkar, "A 2 Tb/s 6×4 mesh network for a Single-chip Cloud Computer with DVFS in 45 nm CMOS," Solid-State Circuits, IEEE Journal of, vol. 46, pp. 757-766, April 2011.
9. Intel, "SCC extended architecture specification," November 2010. Revision 1.1.
10. T. G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, and S. Dighe, "The 48-core SCC processor: the programmer's view," in Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC '10, (Washington, DC, USA), pp. 1-11, IEEE Computer Society, 2010.
11. S. Peter, T. Roscoe, and A. Baumann, "Barrelfish on the Intel Singlechip Cloud Computer," Tech. Rep. Barrelfish Technical Note 005, ETH Zurich, September 2010. http://www.barrelfish.org.