Thermal models characterization for reliable temperature capping and performance optimization in Multiprocessor Systems on Chip

Proceedings of the American Control Conference

Volumn , Issue , 2012, Pages 4721-4726

  Tilli, Andrea ^a   Garone, Emanuele ^b   Cacciari, Matteo ^a   Bartolini, Andrea ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITÉ LIBRE DE BRUXELLES   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; MODEL PREDICTIVE CONTROL; MULTIPROCESSING SYSTEMS; PREDICTIVE CONTROL SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS;

COMPUTING PERFORMANCE; CONTROL ARCHITECTURE; MULTIPROCESSOR SYSTEMS ON CHIPS; PERFORMANCE AND RELIABILITIES; PERFORMANCE OPTIMIZATIONS; PREDICTIVE CONTROLLER; STATE OF THE ART; USEFUL PROPERTIES;

SYSTEM-ON-CHIP;

EID: 84869479582     PISSN: 07431619     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/acc.2012.6314827     Document Type: Conference Paper

References (18)

1. A. Tiwari, J. Torrellas, "Facelift: Hiding and slowing down aging in multicores", in 41st IEEE/ACM International Symposium on Microarchitecture, Como, Italy, 2008, pp.129-140.
2. K. Skadron, T. Abdelzaher, M. R. Stan, "Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management", in Proc. 8th Int. Symposium on High-Performance Computer Architecture, Anaheim, CA, USA, 2002, pp. 17-28.
3. M. Kadin, S. Reda, A. Uht, "Central vs. distributed dynamic thermal management for multi-core processors: which one is better?",in ACM Great Lakes Symposium on VLSI, New York, NY, 2009, pp. 137-140.
4. Z. Wang, X. Zhu, C. McCarthy, P. Ranganathan, V. Talwar, "Feedback Control Algorithms for Power Management of Servers", in 3rd International Workshop on Feedback Control Implementation and Design in Computing Systems and Networks, Annapolis, MD, June 2008.
5. F. Zanini, D. Atienza, L. Benini, G. De Micheli, "Multicore Thermal Management with model predictive control", in Proc. 19th European Conference on Circuit Theory and Design, 2009, vol. 1, pp. 90-95.
6. Y. Wang, K. Ma, X. Wang, "Temperature-Constrained Power Control for Chip Multiprocessors with Online Model Estimation", in Proc. 36th Int. Symp. on Computer Architecture, Austin, TX, USA, 2009.
7. A. Bartolini, M. Cacciari, A. Tilli, L. Benini, "A Distributed and Self-Calibrating Model-Predictive Controller for Energy and Thermal management of High-Performance Multicores", Design, Automation and Test in Europe Conference, Grenoble, FR, March 2011.
8. E.F. Camacho, C. Bordons, Model Predictive Control, Springer, 1999.
9. A. Bemporad, M. Morari, V. Dua and E.N. Pistikopoulos, "The explicit linear quadratic regulator for constrained systems", Automatica, Vol. 38, 2002, pp. 3-20.
10. Lawrence C. Evans, Partial Differential Equations, American Mathematical Society, Feb 1998.
11. Walter A. Strauss, Partial Differential Equations: An Introduction, Wiley, 1992.
12. H. F. Hamann, A. Weger, J. A. Lacey, Z. Hu, P. Bose, E. Cohen, and J. Wakil, "Hotspot-Limited Microprocessors: Direct Temperature and Power Distribution Measurements", IEEE J. Solid-State Circuits,Vol. 4, January 2007, pp. 5665.
13. D. Mallik, R. Mahajan, V. Wakharkar, "Flip Chip Packaging for Nanoscale Silicon Logic Devices: Challenges and Opportunities", in J. E. Morris, Nanopackaging: nanotechnologies and electronics packaging, Springer, 2008, pp. 491-516.
14. A. Bemporad, M. Morari, "Robust Model Predictive Control: A Survey", In A. Garulli, A. Tesi, & A. Vicino (Eds.), Robustness in identification and control, Lecture Notes in Control and Information Sciences, Vol. 245 (pp. 207226), Berlin: Springer.
15. S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, S. Vora, "A 45 nm 8-Core Enterprise Xeon ®. Processor",IEEE J. Solid-State Circuits, Vol. 45, Jan 2010, pp. 7-14.
16. S. Reda, R.J. Cochran, A. Nazma Nowroz, "Improved Thermal Tracking for Processors Using Hard and Soft Sensor Allocation Techniques",IEEE Trans. Comput., Vol. 60, 2011, pp. 841-851.
17. W. Huang, K. Skadron, S. Gurumurthi, R. J. Ribando, and M. R. Stan. "Differentiating the roles of IR measurement and simulation for power and temperature-aware design",ISPASS, 2009.
18. C. Bienia, S. Kumar, J. P. Singh and K. Li, "The PARSEC Benchmark Suite: Characterization and Architectural Implications", in Proc. 17th Int. Conf. on Parallel Architectures and Compilation Techniques, 2008.