Low-power processor architecture exploration for online biomedical signal analysis

IET Circuits, Devices and Systems

Volumn 6, Issue 5, 2012, Pages 279-286

  Dogan, A Y ^a   Constantin, J ^a   Atienza, D ^a   Burg, A ^a   Benini, L ^b  

^a EPFL   (Switzerland)

^b Micrel Laboratory   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BIOMEDICAL SIGNAL ANALYSIS; BIOSIGNALS; DATA MEMORY; HEALTH MONITORING SYSTEM; INSTRUCTION MEMORIES; INSTRUCTION SET ARCHITECTURE; LOW POWER PROCESSORS; MULTI CORE; MULTICORE ARCHITECTURES; PARALLEL COMPUTATION; PARALLEL PROCESSING ARCHITECTURES; PROCESSING CORE; TARGET WORKLOADS; ULTRA-LOW POWER;

MEMORY ARCHITECTURE; MICROPROCESSOR CHIPS; SIGNAL ANALYSIS;

NETWORK ARCHITECTURE;

EID: 84868015457     PISSN: 1751858X     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cds.2012.0011     Document Type: Article

References (22)

1. World Health Organization: 'Cardiovascular diseases', available at http://www.who.int/cardiovascular_diseases, accessed May 2012
2. Yang, G.Z.: 'Body sensor networks', (Springer-Verlag, London, UK 2006)
3. Mamaghanian, H., Khaled, N., Atienza, D., and Vandergheynst, P.: 'Compressed sensing for real-time energy-efficient ECG compression on wireless body sensor nodes', IEEE Trans. Biomed. Eng., 2011, 58, (9), p. 2456-246610.1109/TBME.2011.2156795 0018-9294
4. Hanson, M.A.: 'Body area sensor networks: challenges and opportunities', IEEE Comput., 2009, 42, (1), p. 58-6510.1109/MC.2009.5
5. Powell, H.C., Barth, A.T., and Lach, J.: 'Dynamic voltage-frequency scaling in body area sensor networks using COTS components', BodyNets, 2009, 15, p. 1-810.4108/ICST.BODYNETS2009.6015
6. Hanson, S., Zhai, B., and Seok, M.: et al. 'Exploring variability and performance in a sub-200 mV processor', IEEE J. Solid-State Circuits', 2008, 43, (4), p. 881-891
7. Zhai, B., Nazhandali, L., and Olson, J.: et al. 'A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency', Symp. on VLSI Circuits Digest of Technical. Papers, 2006, p. 154-155
8. Wang, A., and Chandrakasan, A.: 'A 180 mV FFT processor using sub- threshold circuit techniques', IEEE Int. Solid-State Circuits Conf. on Digest of Technical Papers, 2004, p. 292-529
9. Dreslinski, R.G., Wieckowski, M., Blaauw, D., Sylvester, D., and Mudge, T.: 'Near-threshold computing: reclaiming moore's law through energy efficient integrated circuits', IEEE Proc., 2010, 98, (2), p. 253-266
10. Chen, G., Fojtik, M., and Kim, D.: et al. 'Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells', Solid-State Circuits Conf. on Digest of Technical Papers, 2010, p. 288-289
11. Hanson, S., Seok, M., and Lin, Y.-S.: et al. 'A low-voltage processor for sensing applications with picowatt standby mode', IEEE J. Solid-State Circuits, 2009, 44, (4), p. 1145-115510.1109/JSSC.2009.2014205 0018-9200
12. Dreslinski, R.G., Zhai, B., Mudge, T., Blaauw, D., and Sylvester, D.: 'An energy efficient parallel architecture using near threshold operation', PACT, 2007, p. 175-18810.1109/PACT.2007.4336210
13. Pu, Y., Pineda de Gyvez, J., Corporaal, H., and Ha, Y.: 'An ultra-low-energy multi-standard JPEG co-processor in 65 nm cmos with sub/near threshold supply voltage', IEEE J. Solid-State Circuits, 2010, 45, (3), p. 668-6800018-9200
14. Microchip Technology: available at www.microchip.com/en_us/family/16bit/architecture/PIC24H.html, accessed May 2012
15. Jocke, S.C., Bolus, J.F., and Wooters, S.N.: et al. 'A 2.6-mW Sub-threshold Mixed-signal ECG SoC', Symp. on VLSI Circuits, 2009, p. 60-61
16. Rincon, F., Recas, J., Khaled, N., and Atienza, D.: 'Development and evaluation of multilead wavelet-based ECG delineation algorithms for embedded wireless sensor nodes', IEEE Trans. Inf. Technol. Biomed., 2011, 15, (6), p. 854-86310.1109/TITB.2011.2163943 1089-7771
17. Sun, Y., Chan, K., and Krishnan, S.M.: 'ECG signal conditioning by morphological filtering', Comput. Biol. Med.', 2002, 32, (6), p. 465-47910.1016/S0010-4825(02)00034-3
18. Rahimi, A., Loi, I., Kakoee, M.R., and Benini, L.: 'A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters', DATE, 2011, p. 1-6
19. Microchip Technology 'Development environment and compilers', available at http://www.microchip.com/stellent/idcplg?IdcService=SS_GET_PAGEnodeId=1406dDocName=en019469part=SW007002, accessed May 2012
20. Synopsys: available at http://www.synopsys.com/Systems/BlockDesign/processorDev, accessed May 2012
21. Kwong, J., and Chandrakasan, A.P.: 'An energy-efficient biomedical signal processing platform', IEEE J. Solid-State Circuits, 2011, 46, (7), p. 1742-175310.1109/JSSC.2011.2144450 0018-9200
22. Ickes, N., Sinangil, Y., Pappalardo, F., Guidetti, E., and Chandrakasan, A.P.: 'A 10 pJ/cycle ultra-low-voltage 32-bit microprocessor system-on-chip', ESSCIRC, 2011, p. 159-16210.1109/ESSCIRC.2011.6044889