IBM System z10 firmware simulation

IBM Journal of Research and Development

Volumn 53, Issue 1, 2009, Pages 1-12

  Koerner, Stefan ^a   Kohler, Andreas ^a   Babinsky, Joern ^a   Pape, Hermann ^a   Eickhoff, Felix ^a   Kriese, Steffen ^a   Elfering, Herwig ^a  

^a IBM   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SCIENCE; RESEARCH;

CODE COVERAGE; DESIGN STABILITY; STATIC CODE ANALYSIS TOOLS;

FIRMWARE;

EID: 63349110707     PISSN: 00188646     EISSN: 00188646     Source Type: Journal    
DOI: 10.1147/jrd.2009.5388577     Document Type: Article

References (16)

1. S. Koerner, M. Kuenzel, and E. C. McCain, "IBM eServer z900 System Microcode Verification by Simulation: The Virtual Power-On Process," IBM J. Res. & Dev. 46, No. 4/5, 587-595 (2002).
2. M. Stetter, J. von Buttlar, P. T. Chan, D. Decker, H. Elfering, P. M. Gioquindo, T. Hess, et al., "IBM eServer z990 Improvements in Firmware Simulation," IBM J. Res. & Dev. 48, No. 3/4, 583-594 (2004).
3. J. Kayser, S. Koerner, and K.-D. Schubert, "Hyperacceleration and HW/SW Co-verification as an Essential Part of IBM eServer z900 Verification," IBM J. Res. & Dev. 46, No. 4/5, 597-605 (2002).
4. Sun Microsystems, Inc., Lint Source Code Checker; see http:// docs.sun.com/source/806-3567/lint.html.
5. D. Brand, "A Software Falsifier," Research Report RC-21788, IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598, 2000.
6. D. Brand and F. Krohm, "Arithmetic Reasoning for Static Analysis of Software," Research Report RC-22905, IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598, 2003.
7. W. Gellerich, T. Hendel, R. Land, H. Lehmann, M. Mueller, P. H. Oden, and H. Penner, "The GNU 64-Bit PL8 Compiler: Toward an Open Standard Environment for Firmware Development," IBM J. Res. & Dev. 48, No. 3/4, 543-556 (2004).
8. T. B. Mathias and P. J. Callaghan, "Autonomic Computing and IBM System z10 Active Resource Monitoring," IBM J. Res. & Dev. 53, No. 1, Paper 13:1-11 (2009, this issue).
9. F. Baitinger, H. Elfering, G. Kreissig, D. Metz, J. Saalmueller, and F. Scholz, "System Control Structure of the IBM eServer z900," IBM J. Res. & Dev. 46, No. 4/5, 523-535 (2002).
10. L. C. Heller and M. S. Farrell, "Millicode in an IBM zSeries Processor," IBM J. Res. & Dev. 48, No. 3/4, 425-434 (2004).
11. C. A. Krygowski, D. G. Bair, R. M. Gott, M. H. Decker, A. V. Giri, C. Habermann, M. Heizmann, et al., "Functional Verification of the IBM System z10 Processor Chipset," IBM J. Res. & Dev. 53, No. 1, Paper 3:1-11 (2009, this issue).
12. D. M. Berger, J. Y. Chen, F. D. Ferraiolo, J. A. Magee, and G. A. Van Huben, "High-Speed Source-Synchronous Interface for the IBM System z9 Processor," IBM J. Res. & Dev. 51, No. 1/2, 53-64 (2007).
13. J. von Buttlar, H. Böhm, R. Ernst, A. Horsch, A. Kohler, H. Schein, M. Stetter, and K. Theurich, "z/CECSIM: An Efficient and Comprehensive Microcode Simulator for the IBM eServer z900," IBM J. Res. & Dev. 46, No. 4/5, 607-615 (2002).
14. E. W. Chencinski, M. A. Check, C. DeCusatis, H. Deng, M. Grassi, T. A. Gregg, M. M. Helms, et al., "IBM System z10 I/O Subsystem," IBM J. Res. & Dev. 53, No. 1, Paper 6:1-13 (2009, this issue).
15. T. Schlipf, M. M. Helms, J. Ruf, M. Klein, R. Dorsch, B. Hoppe, W. Lipponer, et al., "Design and Verification of the IBM System z10 I/O Subsystem Chips," IBM J. Res. & Dev. 53, No. 1, Paper 7:1-11 (2009, this issue).
16. IBM Corporation, Agile Development; see http://www-306.ibm.com/ software/rational/agile/