Accurate CUDA performance modeling for sparse matrix-vector multiplication

Proceedings of the 2012 International Conference on High Performance Computing and Simulation, HPCS 2012

Volumn , Issue , 2012, Pages 496-502

  Guo, Ping ^a   Wang, Liqiang ^a  

^a UNIVERSITY OF WYOMING   (United States)

Author keywords

CUDA; GPU; Performance modeling; Sparse Matrix Vector Multiplication

Indexed keywords

CUDA; EXECUTION TIME; GPU; PERFORMANCE MODELING; SPARSE MATRIX-VECTOR MULTIPLICATION; TEST CASE;

CIRCUIT SIMULATION;

SOFTWARE ENGINEERING;

EID: 84866980089     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCSim.2012.6266964     Document Type: Conference Paper

References (18)

1. N. Bell and M. Garland, "Implementing sparse matrix-vector multiplication on throughput-oriented processors," in SC '09: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, New York, NY, USA, 2009, pp. 1-11.
2. A. Resios and V. Holdermans, "GPU performance prediction using parametrized models," Master's thesis, Utrecht University, 2011.
3. J. Bolz, I. Farmer, E. Grinspun, and P. Schroder, "Sparse matrix solvers on the GPU: conjugate gradients and multigrid," ACM Trans. Graph., vol. 22, no. 3, pp. 917-924, 2003.
4. NVIDIA CUDA C Programming Guide, Version 4.0, May 2011.
5. J. Kurzak, W. Alvaro, and J. Dongarra, "Optimizing matrix multiplication for a short-vector simd architecture-cell processor," Parallel Comput., vol. 35, no. 3, pp. 138-150, 2009.
6. J. Demmel, J. Dongarra, V. Eijkhout, E. Fuentes, A. Petitet, R. C. W. R. Vuduc, and K. Yelick, "Self-adapting linear algebra algorithms and software," Proceeding of IEEE, vol. 93, no. 2, pp. 293-312, 2005.
7. E.-J. Im, K. Yelick, and R. Vuduc, "Sparsity: Optimization framework for sparse matrix kernels," Int. J. High Perform. Comput. Appl., vol. 18, no. 1, pp. 135-158, 2004.
8. M. M. Baskaran and R. Bordawekar, "Optimizing sparse matrix-vector multiplication on GPUs using compile-time and run-time strategies," Research Report RC24704, IBM TJ Watson Research Center, Tech. Rep., december 2008.
9. P. Guo and L. Wang, "Auto-tuning CUDA parameters for sparse matrixvector multiplication on GPUs," in Proceedings of the 2010 International Conference on Computational and Information Sciences, ser. ICCIS '10. Washington, DC, USA: IEEE Computer Society, 2010, pp. 1154-1157.
10. A. Nukada and S. Matsuoka, "Auto-tuning 3-D FFT library for CUDA GPUS," in SC '09: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, New York, NY, USA, 2009, pp. 1-10.
11. F. Vazquez, G. Ortega, J. J. Fernandez, and E. M. Garzon, "Improving the performance of the sparse matrix vector product with gpus," in Proceedings of the 2010 10th IEEE International Conference on Computer and Information Technology, ser. CIT '10. Washington, DC, USA: IEEE Computer Society, 2010, pp. 1146-1151.
12. J. W. Choi, A. Singh, and R. W. Vuduc, "Model-driven autotuning of sparse matrix-vector multiply on GPUs," in PPoPP '10: Proceedings of the 15th ACM SIGPLAN symposium on Principles and practice of parallel programming, New York, NY, USA, 2010, pp. 115-126.
13. S. Xu, W. Xue, and H. Lin, "Performance modeling and optimization of sparse matrix-vector multiplication on NVIDIA CUDA platform," The Journal of Supercomputing, pp. 1-12, 2011.
14. Y. Zhang and J. Owens, "A quantitative performance analysis model for GPU architectures," in High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on, feb. 2011, pp. 382-393.
15. S. S. Baghsorkhi, M. Delahaye, S. J. Patel, W. D. Gropp, and W.-m. W. Hwu, "An adaptive performance modeling tool for GPU architectures," in Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, ser. PPoPP '10. New York, NY, USA: ACM, 2010, pp. 105-114.
16. S. Hong and H. Kim, "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness," in Proceedings of the 36th annual international symposium on Computer architecture, ser. ISCA '09. New York, NY, USA: ACM, 2009, pp. 152-163.
17. K. Kothapalli, R. Mukherjee, M. Rehman, S. Patidar, P. Narayanan, and K. Srinathan, "A performance prediction model for the CUDA GPGPU platform," in High Performance Computing (HiPC), 2009 International Conference on, dec. 2009, pp. 463-472.
18. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel, "Optimization of sparse matrix-vector multiplication on emerging multicore platforms," in Proc. 2007 ACM/IEEE Conference on Supercomputing, 2007.