Auto-tuning CUDA parameters for sparse matrix-vector multiplication on GPUs

Proceedings - 2010 International Conference on Computational and Information Sciences, ICCIS 2010

Volumn , Issue , 2010, Pages 1154-1157

  Guo, Ping ^a   Wang, Liqiang ^a  

^a UNIVERSITY OF WYOMING   (United States)

Author keywords

CUDA; GPU; Performance; Sparse matrix vector multiplication

Indexed keywords

AUTOTUNING; CO-PROCESSORS; CRITICAL OPERATIONS; CUDA; GPU; GRAPHICS PROCESSING UNIT; OPTIMAL PERFORMANCE; PERFORMANCE; PROCESSING CAPABILITY; SCIENTIFIC AND ENGINEERING APPLICATIONS; SCIENTIFIC COMPUTING; SPARSE MATRIX-VECTOR MULTIPLICATION;

COMPUTER GRAPHICS EQUIPMENT; IMAGE PROCESSING; INFORMATION SCIENCE; PROGRAM PROCESSORS; VECTORS;

MATRIX ALGEBRA;

EID: 79952428965     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCIS.2010.285     Document Type: Conference Paper

References (11)

1. J. Demmel, J. Dongarra, V. Eijkhout, E. Fuentes, A. Petitet, R. Vuduc, R. C. Whaley, and K. Yelick. Self-adapting linear algebra algorithms and software. Proceeding of IEEE, 93(2):293-312, 2005.
2. A. Nukada and S. Matsuoka. Auto-tuning 3-d fft library for cuda gpus. In SC'09: Proceedings of the conference on High Performance Computing Networking, Storage and Analysis, pages 1-10, New York, NY, USA, 2009.
3. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In Proc. 2007 ACM/IEEE Conference on Supercomputing, 2007.
4. N. Bell and M. Garland. Efficient sparse matrix-vector multiplication on CUDA. Technical report, NVIDIA Technical Report NVR-2008-004, 2008.
5. N. Bell and M. Garland. Implementing sparse matrix-vector multiplication on throughput-oriented processors. In SC'09: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, pages 1-11, New York, NY, USA, 2009.
6. NVIDIA CUDA (Compute Unified Device Architecture): Programming Guide, Version 2.0, June 2008.
7. J. Bolz, I. Farmer, E. Grinspun, and P. Schroder. Sparse matrix solvers on the GPU: conjugate gradients and multigrid. ACM Trans. Graph., 22(3):917-924, 2003.
8. J. W. Choi, A. Singh, and R. W. Vuduc. Model-driven autotuning of sparse matrix-vector multiply on GPUs. In PPoPP '10: Proceedings of the 15th ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 115-126, New York, NY,USA, 2010.
9. David B. Kirk and Wen mei W. Hwu. Programming Massively Parallel Processors: A Hands-on Approach. Morgan Kaufmann, Burlington, MA, USA, 2010.
10. J. Kurzak, W. Alvaro, and J. Dongarra. Optimizing matrix multiplication for a short-vector simd architecture-cell processor. Parallel Comput. 35(3):138-150, 2009.
11. M. M. Baskaran and R. Bordawekar. Optimizing sparse matrix-vector multiplication on GPUs using compile-time and run-time strategies. Technical report, Research Report RC24704, IBM TJ Watson Research Center, 2008.