Hardware reconfigurable wireless sensor network node with power and area efficiency

IET Wireless Sensor Systems

Volumn 2, Issue 3, 2012, Pages 247-252

  Li, Y ^a   Jia, Z ^a   Liu, F ^a   Xie, S ^a  

^a SHANDONG UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

AREA COST; AREA EFFICIENCY; AREA SAVINGS; CONFIGURATION FILES; LOW-POWER CONSUMPTION; NODE ARCHITECTURES; PERFORMANCE IMPROVEMENTS; PROCESS INFORMATION; PROCESSING SPEED; SOFTWARE APPROACH; TEST CASE; WIRELESS SENSOR; WIRELESS SENSOR NETWORK (WSNS); WORK-FLOWS;

COMPUTER ARCHITECTURE; HARDWARE; RECONFIGURABLE HARDWARE;

SENSOR NODES;

EID: 84866916574     PISSN: 20436386     EISSN: 20436394     Source Type: Journal    
DOI: 10.1049/iet-wss.2011.0162     Document Type: Article

References (24)

1. Kim, Y.-I., Yi, B.-J., Song, J.-J., Shin, J.-H., and Lee, J.-I.: ' Implementing a prototype system for power ', Facility Management using RFID/WSN', IADIS Int. Conf., Spain, 2006, p. 70-75
2. Fu, C.W., Lim, B., and Beng, H.: ' An enhanced sensor scheduling protocol for wireless sensor networks ', 28th, Int. Conf. on Distributed Comp Sys Workshops, 2008, ICDCS'08, Beijing, China, June, 17-20, 2008, p. 303-308
3. Polastre, J., Szewczyk, R., and Culler, D.: ' Telos: enabling ultra-low power wireless research ', Proc. Fourth Int. Symp. Information Processing in Sensor Networks, IPSN'05, Los Angeles, USA, April, 2005, p. 364-369
4. Yamashita, S., Shimura, T., and Aiki, K.: et al. ' A reliable sensor-net module: "Enabling application-specific nodes ', Proc. Fifth IEEE/ACM Int. Conf. Inform. Process. Sensor Networks, IPSN'06, Nashville, April, 2006, p. 383-390
5. Rodrigez-Andina, J.J., Moure, M.J., and Valdes, M.D.: ' Features, design tools, and application domain of FPGAs ', IEEE Trans. Ind. Electron., 2007, 54, (4), p. 1810-1823 10.1109/TIE.2007.898279 0278-0046
6. Mangione-Smith, W.H., Hutchings, B., and Andrews, D.: et al. ' Seeking solutions in configurable computing ', IEEE Comput., 1997, 30, (12), p. 38-43 10.1109/2.642810
7. Todman, T.J., Constantinides, G.A., Wilton, S.J.E., Mencer, O., Luk, W., and Cheung, P.Y.K.: ' Reconfigurable computing: architectures and design methods ', IEEE Proc. Comput. Digit. Techn., 2005, 152, (2), p. 193-207 10.1049/ip-cdt:20045086
8. Szefer, J., Chen, Y.-Y., and Lee, R.B.: ' General-purpose FPGA platform for efficient encryption and hashing ', 21st, IEEE Int. Conf. Application-specific Systems Architectures and Processors (ASAP), Rennes, France, July, 7-9, 2010, p. 309-312
9. Hinkelmann, H., Zipf, P., and Glesner, M.: ' Design concepts for a dynamically reconfigurable wireless sensor node ', Proc. First NASA/ESA Conf. Adaptive Hardware and Systems, AHS'06, Bahcesehir University, Istanbul, Turkey, June, 2006, p. 436-441
10. Susu, A.E., Magno, M., Acquaviva, A., and Atienza, D.: ' Reconfiguration strategies for environmentally powered devices: theoretical analysis and experimental validation', ', in Stenstrom, P., Transactions on high-performance embedded architectures and compilers, (Springer Press, 2007), 4050, p. 341-360
11. Becker, J., Hubner, M., and Hettich, G.: et al. ' Amic and partial FPGA exploitation ', Proc. IEEE, 2007, 92, (2), p. 438-452 10.1109/JPROC.2006.888404 0018-9219
12. Sedcole, P., Peter, Y.K., George, C., Constantinides, A., and Luk, W.: ' Run-time integration of reconfigurable video processing systems ', IEEE Trans. VLSI Syst., 2007, 15, (9), p. 1003-1016 10.1109/TVLSI.2007.902203 1063-8210
13. Zaidi, S.I.H., Nabina, A., Canagarajah, C.N., and Nunez-Yanez, J.: ' Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor ', Proc. FPL, Heidelberg, Germany, September, 8-10, 2008, p. 547-550
14. Krasteva, Y.E., Portilla, J., de la Torre, E., and Riesgo, T.: ' Embedded runtime reconfigurable nodes for wireless sensor networks applications Krasteva ', IEEE Sens. J., 2011, 11, (9), p. 1800-1810 10.1109/JSEN.2011.2104948 1530-437X
15. http://www.robotics.eecs.berkeley.edu/~pister/SmartDust/, accessed April 2007
16. http://www.jlhlabs.com/, accessed June 2009
17. http://www.nesl.ee.ucla.edu/projects/ahlos/mk2, accessed July 2009
18. Lymberopoulos, D., Priyantha, N.B., and Zhao, F.: ' mPlatform: A reconfigurable architecture and efficient data sharing mechanism for modular sensor nodes ', Proc. Fifth IEEE/ACM Int. Conf. Inform. Process. Sensor Networks, IPSN'07, Cambridge, MA, April, 2007, p. 128-137
19. O'Flynn, B., Bellis, S., and Delaney, K.: et al. ' The development of a novel miniaturized modular platform for wireless sensor networks ', Proc. Fourth Int. Symp. Inform. Process. Sensor Networks, IPSN'05, Los Angeles, USA, April, 2005, p. 370-375
20. www.gaisler.com/, accessed May 2009
21. Sedcole, P., Blodget, B., Becker, T., Anderson, J., and Lysaght, P.: ' Modular dynamic ', Proc. IEE Comput. Digit. Tech., 2006, 153, (3), p. 157-164 10.1049/ip-cdt:20050176
22. Horta, E.L., and Lockwood, J.W.: ' Automated method to generate bitstream intellectual property cores for Virtex FPGAs ', Proc. 14th Field-Programmable Logic and Applications, FPL04, Leuven, Belgium, August, 2004, p. 975-979
23. Nazhandali, L., Minuth, M., and Austin, T.: ' Sense bench: toward an accurate evaluation of sensor network processors ', Proc. IISWC, Austin, TX, October, 2005, p. 197-203
24. Mysore, S., Agrawal, B., Chong, F., and Sherwood, T.: ' Exploring the processor and ISA design for wireless sensor network applications ', Proc. VLSI'08, Hyderabad, India, January, 2008, p. 59-64