Embedded runtime reconfigurable nodes for wireless sensor networks applications

IEEE Sensors Journal

Volumn 11, Issue 9, 2011, Pages 1800-1810

  Krasteva, Yana Esteves ^a   Portilla, Jorge ^a   De La Torre, Eduardo ^a   Riesgo, Teresa ^a  

^a CENTRO DE ELECTRÓNICA INDUSTRIAL   (Spain)

Author keywords

Embedded systems; field programmable gate arrays (FPGAs); reconfigurable architectures; wireless sensor networks (WSNs)

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGAS); PROCESSING PERFORMANCE; RECONFIGURABLE ARCHITECTURE; RECONFIGURABLE DEVICES; RECONFIGURATION COSTS; RUN-TIME RECONFIGURABLE; RUNTIME RECONFIGURABILITY; RUNTIMES; WIRELESS SENSOR;

COMPUTER HARDWARE; COST REDUCTION; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC GATES; MAINTAINABILITY; MIDDLEWARE; SENSOR NODES; SENSORS; SIGNAL RECEIVERS; WIRELESS NETWORKS;

RECONFIGURABLE HARDWARE;

EID: 79960997045     PISSN: 1530437X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSEN.2011.2104948     Document Type: Article

References (29)

1. L. Q. Zhuang, K. M. Goh, and J. B. Zhang, "The wireless sensor networks for factory automation: Issues and challenges," in Proc. IEEE Conf. Emerging Technol. Factory Autom., ETFA'07, Sep. 25-28, 2007, pp. 141-148.
2. A. Willig, "Recent and emerging topics in wireless industrial communications: A selection," IEEE Trans. Ind. Informat., vol. 4, no. 2, pp. 102-124, May 2008.
3. J. Polastre, R. Szewczyk, and D. Culler, "Telos: Enabling ultra-low power wireless research," in Proc. 4th Int. Symp. Information Processing in Sensor Networks, IPSN'05, Apr. 2005, pp. 364-369. (Pubitemid 43841255)
4. S. Yamashita, T. Shimura, K. Aiki, K. Ara, Y. Ogata, I. Shimokawa, T. Tanaka, H. Kuriyama, K. Shimada, and K. Yano, "A 15×15, 1 μA, reliable sensor-net module: Enabling application-specific nodes," in Proc. 5th IEEE/ACM Int. Conf. Inform. Process. Sensor Networks, IPSN'06, Apr. 2006, pp. 383-390.
5. J. J. Rodrigez-Andina, M. J. Moure, and M. D. Valdes, "Features, design tools, and application domain of FPGAs," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1810-1823, Aug. 2007. (Pubitemid 47271262)
6. W. H. Mangione-Smith et al., "Seeking solutions in configurable computing," IEEE Computer, vol. 30, no. 12, pp. 38-43, Dec. 1997. (Pubitemid 127551456)
7. R. Scrofano, M. B. Gokhale, F. Trouw, V. K. E.Monmasson, and M. N. Cirstea, "FPGA design methodology for industrial control systems-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1824-1842, Aug. 2007. (Pubitemid 47097232)
8. H. Chaoui, M. C. E. Yagoub, and P. Sicard, "FPGA implementation of a fuzzy controller for neural network based adaptive control of a flexible joint with hard nonlinearities," in Proc. IEEE Int. Symp. Ind. Electron., Jul. 2006, vol. 4, pp. 3124-3129.
9. R. Scrofano, M. B. Gokhale, F. Trouw, and V. K. Prasanna, "Accelerating molecular dynamics simulations with reconfigurable computers," IEEE Trans. Parallel and Distrib. Syst., vol. 19, no. 6, pp. 764-778, Jun. 2008. (Pubitemid 351712183)
10. H. Hinkelmann, P. Zipf, and M. Glesner, "Design concepts for a dynamically reconfigurable wireless sensor node," in Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems, AHS'06, Jun. 2006, pp. 436-441. (Pubitemid 44930835)
11. A. E. Susu, M. Magno, A. Acquaviva, and D. Atienza, "Reconfiguration strategies for environmentally powered devices: Theoretical analysis and experimental validation," Trans. HiPEAC I, LNCS 4050, pp. 341-360, 2007. (Pubitemid 351151601)
12. J. Becker et al., "Dynamic and partial FPGA exploitation," Proc. IEEE, vol. 92, no. 2, pp. 438-452, Feb. 2007.
13. P. Sedcole, Y. K. Peter, C. George, A. Constantinides, and W. Luk, "Run-time integration of reconfigurable video processing systems," IEEE Trans. VLSI Syst., vol. 15, no. 9, pp. 1003-1016, Sep. 2007. (Pubitemid 47295153)
14. J. Portilla, A. de Castro, E. de la Torre, and T. Riesgo, "A modular architecture for nodes in wireless sensor networks," J. Univ. Comput. Sci. (JUCS), vol. 12, no. 3, pp. 328-339, Mar. 2006. (Pubitemid 43593009)
15. IEEE Standard for Information Technology-Telecommunications and Information Exchange Between Systems-Local and Metropolitan Area Networks Specific Requirements Part 15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR-WPANs), IEEE Standard 802.15.4-2003, 2003, pp. 1-670.
16. D. Lymberopoulos, N. B. Priyantha, and F. Zhao, "mPlatform: Areconfigurable architecture and efficient data sharing mechanism for modular sensor nodes," in Proc. 5th IEEE/ACM Int. Conf. Inform. Process. Sensor Networks, IPSN'07, Apr. 2007, pp. 128-137. (Pubitemid 47582143)
17. B. O'Flynn, S. Bellis, K. Delaney, J. Barton, S. C. O'Mathuna, A. M. Barroso, J. Benson, U. Roedig, and C. Sreenan, "The development of a novel minaturized modular platform for wireless sensor networks," in Proc. 4th Int. Symp. Inform. Process. Sensor Networks, IPSN'05, Apr. 2005, pp. 370-375. (Pubitemid 43841256)
18. IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1-2001, 2001, pp. i-200.
19. DS1WM Synthesizable 1-Wire Bus Master Datasheet, Maxim Integrated Products.
20. J. Portilla, J. L. Buron, A. de Castro, and T. Riesgo, "A hardware library for sensors/actuators interfaces in sensor networks," in Proc. IEEE Int. Conf. Electron., Circuits and Systems 2006 (ICECS'06), Niza, France, Dec. 2006, pp. 1244-1247.
21. C. Steiger, H. Walder, and M. Platzner, "Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks," IEEE Trans. Comput., vol. 53, no. 11, pp. 1393-1407, Nov. 2004.
22. V. Nolet, P. Avasare, H. Eeckhaut, D. Verkest, and H. Corporaal, "Runtime management of a MPSoC containing FPGA fabric tiles," IEEE Trans. VLSI Syst., vol. 16, no. 1, pp. 24-33, Jan. 2008. (Pubitemid 350281184)
23. K. Paulsson, M. Hubner, G. Auer, M. Dreschmann, L. Chen, and J. Becker, "Implementation of a virtual internal configuration access port (JCAP) for enabling partial self-reconfiguration on Xilinx Spartan-III FPGAs," in Proc. 17th IEEE Int. Conf. Field Programmable Logic, FPL'07, Aug. 2007, pp. 351-356.
24. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght, "Modular dynamic," Proc. IEE Comput. Digit. Tech., vol. 153, no. 3, pp. 157-164, May 2006.
25. Blank for Blind Review.
26. D. Lim and M. Peattie, Xilinx, "XAPP 290 (v1.0): Two flows for partial reconfigurtion: Module based or small bit manipulation," XAPP 290, 2004.
27. E. L. Horta and J. W. Lockwood, "Automated method to generate bitstream intellectual property cores for Virtex FPGAs," Proc. 14th Field-Programmable Logic and Applications, FPL04, pp. 975-979, Aug. 2004. (Pubitemid 39210584)
28. Y. E. Krasteva, J. Portilla, J. M. Carnicer, E. de la Torre, and T. Riesgo, "Wireless sensor networks node with remote HW/SW reconfiguration capabilities," in Proc. IEEE Annu. Conf. IEEE Ind. Electron. Soc. (IECON'08), Orlando, FL, Nov. 2008, pp. 2483-2488.
29. B. Bridgford and J. Cammon, Xilinx, "SVF and XSVF file formats for Xilinx devices," XAPP 503, 2007.