Data reuse exploration techniques for loop-dominated applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 428-435

  Van Achteren, Tanja ^a   Deconinck, Geert ^a   Catthoor, Francky ^a   Lauwereins, Rudy ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED DESIGN; COST PARAMETERS; CUSTOMIZED SOFTWARE; EXPLORATION TECHNIQUES; MEMORY ACCESS; MEMORY HIERARCHY; POWER EFFICIENT; TEMPORAL LOCALITY;

EXHIBITIONS; OPTIMIZATION; SYSTEMS ANALYSIS;

MULTIPROCESSING SYSTEMS;

EID: 84863557512     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.999206     Document Type: Conference Paper

References (30)

1. F. Balasa, F. Catthoor, and H. De Man. Dataflow-driven allocation for multi-dimensional processing systems. In IEEE Intnl. Conf. Comp. Aided Design, San Jose CA, Nov. 1994.
2. U. Banerjee, R. Eigenmann, A. Nicolau, and D. Padua. Automatic program parallelisation. Proceedings of the IEEE, invited paper, 81(2):211-243, Feb. 1993.
3. L. Belady. A study of replacement algorithms for a virtual-storage computer. IBM Systems J., 5(6):78-101, 1966.
4. L. Benini, A. Macii, and M. Poncini. A recursive algorithm for low-power memory partitioning. In IEEE International Symposium on Low Power Design, pages 78-83, Rapallo, Italy, Aug. 2000.
5. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachter-gaele, and A. Vandecappelle. Custom Memory Management Methodology - Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Academic Publishers, 1998.
6. J. Diguet, S. Wuytack, F. Catthoor, and H. De Man. Formalized methodology for data reuse exploration in hierarchical memory mappings. In Proceedings of the IEEE International Symposium on Low Power Design, pages 30-35, Monterey, CA, Aug. 1997.
7. D. Gannon, W. Jalby, and K. Gallivan. Strategies for cache and local memory management by global program transformation. Parallel and Distributed Computing, 5:586-616, 1988.
8. M. Hill. Aspects of Cache Memory and Instruction Buffer Performance. PhD thesis, Univ. of California at Berkeley, Nov 1987.
9. B. Jacob, P. Chen, S. Silverman, and T. Mudge. An analytical model for designing memory hierarchies. IEEE Trans, on Computers, C-45(10):l 180-1193, 1996.
10. M. Kandemir, J. Ramanujam, and A. Choudhary. Improving cache locality by a combination of loop and data transformations. IEEE Transactions on Computers, 48(2): 159-167, Feb. 1999.
11. M. Kandemir, J. Ramanujam, M. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. Dynamic management of scratchpad memory space. In Design Automation Conference (DAC), Las Vegas, USA, June 2001.
12. P. Kieldsbere. F. Catthoor, and E. J. Aas. Automated data dependency size estimation with a partially fixed execution ordering. In International Conference on Computer Aided Design, ICCAD 2000, pages pp. 44-50, San Jose, CA, Nov 2000.
13. D. Kolson, A. Nicolau, and N. Dutt. Elimination of redundant memory traffic in high-level synthesis. IEEE Trans, on Comp-aided Design, 15(11): 1354-1363, Nov. 1996.
14. T. Komarek and P. Pirsch. Array architectures for block matching algorithms. IEEE Trans, on Circuits and Systems, page 36, Oct. 1989.
15. D. Kulkarni and M. Stumm. Linear loop transformations in optimizing compilers for parallel machines. Technical report, Comp. Systems Res. Inst., Univ. of Toronto, Canada, Oct. 1994.
16. A. W. Lim and M. S. Lam. Maximizing parallelism and minimizing synchronization with affine partitions. Parallel Computing, 24(3-4):445-475, May 1998.
17. P. Lippens, J. Van Meerbergen, W. Verhaegh, and A. Van der Werf. Allocation of multiport memories for hierarchical data streams. In IEEE Intnl. Conf. Comp.-Aided Design, pages 728-735, Santa Clara, Nov. 1993.
18. L. Liu. Issues in multi-level cache design. In IEEE Intnl. Conf. on Computer Design, pages 46-52, Cambridge MA, Oct. 1994.
19. K. McKinley, S. Carr, and C.-W. Tseng. Improving data locality with loop transformations. ACM Trans, on Programming Languages and Systems, 18(4):424-453, July 1996.
20. M. Miranda, F. Catthoor, M. Janssen, and H. De Man. High-level address optimisation and synthesis techniques for data-transfer intensive applications. IEEE Trans, on VLSI Systems, 6(6):667-676, Dec 1998.
21. L. Nachtergaele, F Catthoor, B. Kapoor, D. Moolenaar, and S. Janssen. Low power storage exploration for h.263 video decoder. In IEEE workshop on VLSI signal processing, Monterey CA, Oct. 1996.
22. P. Panda, N. Dutt, and A. Nicolau. Memory organization for improved data cache performance in embedded processors. In 1996 Intnl. Symp. on System Synthesis, pages 90-95, La Jolla CA, Nov. 1996.
23. D. Patterson and J. Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, CA, 1990.
24. S. Przybylski, M. Horowitz, and J. Hennessy. Performance tradeoffs in cache design. In 15th Annual International Symposium on Computer Architecture, pages 290-298, Honolulu, Hawaii, 1988.
25. L. Ramachandran, D. Gajski, and V. Chaiyakul. An algorithm for array variable clustering. In European Design and Test Conf, pages 262-266, Paris, France, March 1994.
26. W-T. Shiue, S. Tadas, and C. Chakrabarti. Low power multi-module, multi-port memory design for embedded systems. In IEEE Workshop on Signal Processing Systems (SIPS), pages 529-538, Lafayette LA, Nov. 2000.
27. S. Smith and J. Brady. Susan - a new approach to low level image processing. International Journal of Computer Vision, 23(l):45-78, May 1997. Source code: http://www.fmrib.ox.ac.uk/~steve/susan/susan21.c.
28. T. Van Achteren, M. Adé, R. Lauwereins, M. Proesmans, L. Van Gool, J. Bormans, and F. Catthoor. Transformations of a 3d image reconstruction algorithm for data transfer and storage optimisation. Design Automation for Embedded Systems, 5(3):313-327, 2000.
29. T. Van Achteren, R. Lauwereins, and F. Catthoor. Systematic data reuse exploration methodology for irregular access patterns. In IEEE/ACM 13th International Symposium on System Synthesis (ISSS), pages 115-121, Madrid, Spain, Sept 2000.
30. S. Wuytack, F Catthoor, F. Franssen, L. Nachtergaele, and H. De Man. Global communication and memory optimizing transformations for low power systems. In IEEE Intnl. Workshop on Low Power Design, pages 203-208, Napa CA, April 1994.