Elimination of redundant memory traffic in high-level synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 11, 1996, Pages 1354-1364

  Kolson, David J ^a   Nicolau, Alexandra ^a   Dull, Nikil ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH COMPRESSION; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; ELECTRIC NETWORK SYNTHESIS; IMAGE COMPRESSION; OPTIMIZATION; PERCOLATION (COMPUTER STORAGE); STORAGE ALLOCATION (COMPUTER);

HIGH LEVEL SYNTHESIS; PERCOLATION BASED SCHEDULER; REDUNDANT MEMORY TRAFFIC;

DATA STORAGE EQUIPMENT;

EID: 0030287430     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.543768     Document Type: Article

References (37)

1. I. Ahmad and C.Y.R. Chen, "Post-processor for datapath synthesis using multiport memories," Pmc. ACM/IEEE Int. Conf. Computer-Aided Design, Nov. 1991. San Jose, CA, pp. 276-279.
2. [21 A.H. Aho, R. Sethi, and J.D. oilman. Compilers: Principles, Techniques and Tools. Reading, MA: Addison-Wesley. 19R6.
3. M. Balakrishnan el al., "Allocation of multiport memories in data path synthesis." IEEE Trans. Computer-Aided Design, vol. 7, pp. 536-540, Apr. 1988.
4. F. Balasa, F. Catthoor, and H. De Man, "Dataflow-driven memory allocation for multi-dimensional signal processing systems," in Pmc. ACM/1EKE Int. Conf. Computer-Aided Design, No\. 1994. San Jose, CA, pp. 31-34.
5. U. Banerjee. Loop Transformations fur Restructuring Compilers: Tlte Foundations. Norwell, MA: Kluwer Academic, 1993.
6. D. Callahan, S. Carr, and K.Kennedy, "Improving register allocation for subscripted variables," in Pmc. SIGPLAN Conf. Programming Languages Design and Implementation, June 1990. White Plains, NY. vol. 25, no. 6, pp 53-65.
7. D. Callahan, J. Cocke, and K. Kennedy, "Estimating interlock and improving balance for pipelined architectures," in Pmc. Int. Conf. Puiallel Processing, 1987.
8. D. Callahan, K. Kennedy, and A. Portertield, "Software prefetching," in Proc. SIGPIAN Architectural Support for Programming Languages and Operating Svslems, Apr. 1991. Santa Clara, CA, vol. 26, no. 4, pp. 40-52.
9. R. Camposano, "Path based scheduling for synthesis," IEEE Trans. Computer-Aided Design, vol. 10. Jan. 1991.
10. G. Chaitin, M. Auslander.A. Chandra, J. Coocke, M. Hopkins, and P. Markstein. "Register allocation via coloring," Computer Languages, vol. 6, pp. 47-57, Jan. 1981.
11. F. Chow and J. Hennessy, "The priority based coloring approach to register allocation," ACM Trans. Programming Languages and Systems, vol. 12, no. 4. pp. 501-536, Oct. 1990.
12. C. Chu, M. Potkonjak, M. Thaler, and J. Rabey, "HYPER: An interactive synthesis environment for high performance leal time applications," in ICCD, 1989.
13. J.-F. Collard, D. Barthou, and P. Feautrier, "Fu-4zy array dataflow analysis." in 5th Symp. Principles and Practice of Parallel Programming, July 1995.
14. J.W. Davidson and S. Jinturkar, "Memory access coalescing: A technique for eliminating redundant memory accesses," in Proc. SIGPLAN Conf. Programming Languages Design and Implementation, June 1994, Orlando, FL, vol. 29, no. 6, pp. 186-195.
15. E. Duesterwald.R. Gupta, and M. Soffa, "A Practical data flow framework for array reference analysis and its use in optimizations," in Proc. SIGPLAN Conf. Programming Languages Design and Implementation, June 1993, Albuquerque, NM, vol. 28, no. 6. pp. 68-77.
16. P. Feaulrier, "Dataflow analysis of scalar and array references," in Int.J. Parallel Programming, Feb. 1991.
17. F. Franssen, M. van Swaaij, F. Catthoor, and H. De Man, "Modeling piece-wise linear and data dependent signal indexing for multidimensional signal processing," in Pmc. Int. Wkshp. High-Level Synthesis, Nov. 1992.
18. D. Gajski, N. Dutt, A. Wu. and S. Lin. High Level Synthesis: Introduction to Chip and System Design. Norwell, MA: KJuwer Academic, 1992.
19. G. Goossens. "Optimization techniques for automated synthesis of application-specific signal processing architectures," Ph.D. dissertation, KU Leuven, 1989.
20. T. Kirn and C.L. Liu, "Utilization of multiport memories in data path synthesis," in Pit:. ACM/IEEE Design Automation Conf., June 1993, Dallas, TX, pp. 298-302.
21. [211 D.J. Kolson, A. Nicolau, and N. Dutt, "Minimization of memory traffic in high-level synthesis," in Proc. ACM/IEEE Design Automation Conf, June 1994. San Diego, CA, pp. 149-154.
22. F.J. Kurdahi and A.C. Parker, "REAL: A program for register allocation," in Proc. ACM/IEEE Design Automation Conf, June 1987, Miami, FL, pp. 210-215.
23. M.S. Lum.E.E. Rothborg, and M.E. Wolf, "The cache performance and optimizations of blocked algorithms," in Proc, SIGPLAN Architectural Support for Programming Languages and Operating Systems, Apr. 1991, Santa Clara, CA, vol. .26, no. 4, pp. 63-74.
24. P.E.R. Lippens, J.L. van Mcerbergen, W.F.J. Verhaegh, and A. van der Werf, "Allocation of multiport memories for hierarchical data streams," in Proc. ACM/IEEE Int. Conf. Computer-Aided Design, Nov. 1993, San Jose, CA, pp. 728-735.
25. A. Nicolau.R. Potasman, and H. Wang. ''Réguler allocation, renaming and Iheir impact on fine-grain parallelism," in 4tli Int. Wksp. Lang, and Comp. for Par. Comp., 1991.
26. S. Note, W. Geurts, F. Catthoor, and H. De Man, "CATHEDRAL III: Architecture-driven high-level synthesis for high throughput DSP applications, in P roc. ACM/IEEE Design Automation Conf.. June 1991.
27. K. O'Brien, M. Rahmouni, and A. Jerraya, "DLS: A scheduling algorithm for high-level synthesis in VHDL," in Proc. Euro. Design Automation Conf. (EDAC), 1993.
28. C. Park, T. Kim, and C.L. Liu, "Register allocation for data flow graphs with conditional branches and loops," in Proc. Euro. Design Automation Conf. (Euro-DAC). Hamburg, Germany, 1993, pp. 232-237.
29. N. Park and A.C. Parker, "Sehwa: A software package for synthesis of pipelines from behavioral specifications,'' IEEE Trans. Computer-Aided Design, vol. 7. Mar. 1988.
30. P.G. Paulin and J.P. Knight, "Force-directed scheduling for the behavioral synthesis of ASIC's," IEEE Trans. Computer-Aided Design, vol. 8, June 1989.
31. P. Pöchmüller, M. Glesncr, and F. Longscn, "High-level synthesis transformations for programmable architectures," in Proc. Euro. Design Automation Conf. (Euro-DAC), 1993.
32. A. Porterneid, "Softw-are methods for improvement of cache performance on supercomputer applications," Ph.D. dissertation. Rice Univ., 1989.
33. R. Potasman, J. Lis.A. Nicolau, and D. Gajski, "Percolation based synthesis," in Proc ACM/IEEE Design Auwmanim Conf., June 1990.
34. W. Pugh and D. Wonnacott, "An exact method for analysis of valuebased array data dependencies," in Proc. Int. Wkshp. Languages and Compilers for Parallel Computing, Portland. OR, Aug. 1993, pp. 546-566.
35. L. Ramachandran, D.D. Gajski, and V. Chaiyakul, "An algorithm for array variable clustering," in Proc. Euro. Design Automation Conference (£DAC),1994, pp. 262-266.
36. L. Stok, "Architectural synthesis and optimization of digital systems," Ph.D dissertation, Eindhoven Univ. Technol., 1991.
37. W.F.J. Verhaegh, P.E.R. Lippens, E.H.L. Aarts, J.H.M. Korst, J.L. van Meerbergen, and A. van der Werf. "Modeling periodicity by PHIDEO streams," in Proc. Int. Wkshp. High-Level Synlliesis, 1992.