Machine learning predictive modelling high-level synthesis design space exploration

IET Computers and Digital Techniques

Volumn 6, Issue 3, 2012, Pages 153-159

  Carrion Schafer, B ^a   Wakabayashi, K ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR THRESHOLD; HIGH LEVEL SYNTHESIS; PREDICTIVE MODELLING; PREDICTIVE MODELS; RUNTIMES; TRAINING SETS;

LEARNING SYSTEMS; SPACE RESEARCH;

COMPUTER SIMULATION;

EID: 84863186174     PISSN: 17518601     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cdt.2011.0115     Document Type: Article

References (18)

1. Ahmad, I., Dhodi, M., and Hielscher, F.: 'Design-space exploration for high-level synthesis', Comput. Commun., 1994, p. 491-496
2. Holzer, M., Knerr, B., and Rupp, M.: 'Design space exploration with evolutionary multi-objective optimisation', Proc. Ind. Embedded Syst., 2007, p. 125-133
3. Haubelt, C., and Teich, J.: 'Accelerating design space exploration', International Conference on ASIC, 2003, p. 79-84
4. Haubelt, C., and Teich, J.: 'CHARMED: a multi-objective co-synthesis framework for multi-mode embedded systems', ASAP, 2004, p. 28-40
5. Anderson, I.D.L., and SKhalid, M.A.: 'SC build: a computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gates arrays', IET Comput. Digit. Tech., 2009, p. 24-3210.1049/iet-cdt:20070120
6. So, B., Hall, M.W., and Diniz, P.C.: 'A Compiler approach to fast hardware design space exploration in FPGA-based systems', IET Comput. Digit. Tech., 2002, p. 165-176
7. So, B., Diniz, P.C., and Hall, M.W.: 'Using estimates from behavioral synthesis tools in compiler-directed design space exploration', DAC, 2003, p. 512-519
8. Givargis, T., Vahid, F., and Henkel, J.: 'System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip', IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2002, 10, (4), p. 416-42210.1109/TVLSI.2002.807764 1063-8210
9. Carrion Schafer, B., Takenaka, T., and Wakabayashi, K.: 'Adaptive simulated annealer for high level synthesis design space exploration', VLSI DAT, 2009, p. 509-519
10. Carrion Schafer, B., and Wakabayashi, K.: 'Design space exploration acceleration through operation clustering', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD), 2010, 29, (1), p. 153-15710.1109/TCAD.2009.2035579
11. Ascia, G., Catania, V., Di Nuovo, A.G., Palesi, M., and Patti, D.: 'Efficient design space exploration for application specific systems-on-a-chip', J. Syst. Archit., 2007, 53, p. 733-75010.1016/j.sysarc.2007.01.004 1383-7621
12. Hall, M., Frank, E., Holmes, G., Pfahringer, B., Reutemann, P., and Witten, I.H.: 'The WEKA data mining software: an update', SIGKDD Explor., 2009, 11, (1), p. 10-1810.1145/1656274.1656278
13. Witten, I.H., and Frank, E.: 'Data mining', (Morgan Kaufmann 2005), ISBN-13:978-0-12-0808407-0
14. Ascia, A., Catania, V., and Palesi, M.: 'A GA based design space exploration framework for parameterized system-on-a-chip platforms', IEEE Trans. Evol. Comput., 2004, 8, (4), p. 329-34610.1109/TEVC.2004.826389 1089-778X
15. Kalyanmoy, D., Agrawal, S., Pratap, A., and Meyarivan, T.: 'A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: Nsga-ii', Parallel Prob. Solving Nat., 2000, p. 849-858
16. David, A., Veldhuizen, V., and Lamont, B.G.: 'On measuring multiobjective evolutionary algorithm performance', Cong. Evol. Comput., 2000, 1, p. 204-211
17. Zitzler, E., Thiele, L., Laumanns, M., Fonseca, C., and da Fonseca, V.G.: 'Performance assessment of multiobjective optimizers: an analysis and review', IEEE Trans. Evol. Comput., 2003, 7, p. 117-13210.1109/TEVC.2003.810758 1089-778X
18. www.cyberworkbench.com