Design space exploration acceleration through operation clustering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 29, Issue 1, 2010, Pages 153-157

  Schafer, Benjamin Carrion ^a   Wakabayashi, Kazutoshi ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Acceleration; Clustering; Design space exploration; Highlevel synthesis

Indexed keywords

BEHAVIORAL DESCRIPTIONS; CDS; CLUSTERING DESIGN; CLUSTERING METHODS; DESIGN SPACE EXPLORATION; DESIGN SPACES; HIGH LEVEL SYNTHESIS; OPERATION CLUSTERING; OPTIMALITY; PARETO-OPTIMAL DESIGN; SYSTEMC;

DATA STORAGE EQUIPMENT; SPACE RESEARCH;

LOGIC DESIGN;

EID: 73249140770     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2035579     Document Type: Article

References (15)

1. B. C. Schafer, T. Takenaka, and K. Wakabayashi, "Adaptive simulated annealer for high-level synthesis design space exploration," in Proc. Int. Symp. Very-Large-Scale Integration Design, Automat., Test, 2009, pp. 106-109.
2. Behavioral Description Language [Online]. Available: http://www. cyberworkbench.com
3. Single Assignment C (SA-C) [Online]. Available: http://www.cs..colostate. edu/cameron
4. C. Haubelt, T. Schlichter, J. Keinert, and M. Meredith, "SystemCo- Designer: Automatic design space exploration and rapid prototyping from behavioral models," in Proc. Design Automat. Conf., 2008, pp. 580-585.
5. M. Kim, S. Banerjee, N. Dutt, and N. Venkatasubramanian, "Design space exploration of real-time multimedia MPSoCs with heterogeneous scheduling policies," in Proc. Int. Conf. Hardware/Software Codesign Syst. Synthesis (CODES+ISSS), 2006, p. 1621.
6. S. Mamagkakis, D. Atienza, C. Poucet, F. Catthoor, D. Soudris, and J. M. Mendias, "Automated exploration of pareto-optimal configurations in parameterized dynamic memory allocation for embedded systems," in Proc. Design, Automat., Test Eur., 2006, pp. 874-875.
7. I. Ahmad, M. Dhodi, and F. Hielscher, "Design-Space exploration for high-level synthesis," in Proc. IEEE 13th Ann. Int. Phoenix Conf. Comput. Commun., 1994, pp. 491-496.
8. M. Holzer, B. Knerr, and M. Rupp, "Design space exploration with evolutionary multiobjective optimization," in Proc. Ind. Embedded Syst., 2007, pp. 125-133.
9. C. Haubelt and J. Teich, "Accelerating design space exploration," in Proc. Int. Conf. Applicat.-Specific Integr. Circuit, 2003, pp. 79-84.
10. V. Kianzad and S. S. Bhattacharyya, "CHARMED: A multiobjective cosynthesis framework for multimode embedded systems," in Proc. IEEE Int. Conf. Applicat.-Specific Syst., Architect., Processors, 2004, pp. 28-40.
11. S. Bilavarn, G. Gogniat, J.-L. Philippe, and L. Bossuet, "Design space pruning through early estimation of area/delay trade-offs for FPGA implementations," in Proc. Int. Conf. Comput. Aided Design, vol.25. Oct. 2006, pp. 1950-1968.
12. I. D. L. Anderson and M. A. S. Khalid, "SC Build: A computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gates arrays," Inst. Eng. Technol. Comput. Digital Tech., vol.3, no.1, pp. 24-32, Jan. 2009.
13. B. So, M. W. Hall, and P. C. Diniz, "A compiler approach to fast hardware design space exploration in FPGA-based systems," in Proc. Conf. Program. Language Design Implement., Jun. 2002, pp. 165-176.
14. B. So, P. C. Diniz, and M. W. Hall, "Using estimates from behavioral synthesis tools in compiler-directed design space exploration," in Proc. Design Automat. Conf., 2003, pp. 514-519.
15. P. Coussy and A. Moraweic, "All-in-C behavioral synthesis and verification with CyberWorkBench" in High-Level Synthesis from Algorithm Digital Circuit. Berlin, Germany: Springer-Verlag, 2008, ch. 7, pp. 113-127.