CHARMED: A multi-objective co-synthesis framework for multi-mode embedded systems

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2004, Pages 28-40

  Kianzad, Vida ^a   Bhattacharyya, Shuvra S ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; CONSTRAINT THEORY; DECODING; MATHEMATICAL MODELS; MOBILE TELECOMMUNICATION SYSTEMS; NATURAL FREQUENCIES; PROBLEM SOLVING;

CHARMED; MULTI-MODE EMBEDDED SYSTEMS; MULTI-OBJECTIVE CO-SYNTHESIS FRAMEWORK; RUNTIME;

EMBEDDED SYSTEMS;

EID: 11244278278     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. T. Back, U. Hammel, and H.-P. Schwefel, "Evolutionary computation: comments on the history and current state," IEEE Transactions on Evolutionary Computation, vol. 1, pp. 3-17, 1997.
2. B. P. Dave, G. Lakshminarayana, and N. K. Jha, "COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems," IEEE Trans. on VLSI Systems, vol. 7, pp. 92104, Mar. 1999.
3. K. Deb, A. Pratap, and T. Meyarivan, "Constrained test problems for multi-objective evolutionary optimization," First International Conference on Evolutionary Multi-Criterion Optimization, pp 284-298. Springer Verlag, 2001.
4. R. Dick, D. Rhodes, and W. Wolf, "TGFF: Task Graphs for Free," In Proc. Int. Workshop Hardware/Software Codesign, P.97-101, March 1998.
5. D. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning, Addison-Wesley, 1989.
6. J. Hou and W. Wolf, "Process partitioning for distributed embedded systems," in Proc. of Int. Workshop on Hardware/Software Co-Design, pp. 7076, Mar, 1996.
7. A. Kalavade and P. A. Subrahmanyam, Hardware/Software Partitiong for Multifunction Systems. IEEE Trans. on Computer-Aided Design, 17(9):819836, Sep 1998.
8. V. Kianzad and S. S. Bhattacharyya, "Multiprocessor clustering for embedded systems," Proc. of the European Conference on Parallel Computing, 697-701, Manchester, United Kingdom, August 2001.
9. H. Oh and S. Ha, "Hardware-software co-synthesis technique based on heterogeneous multiprocessor scheduling," in Proc. of Int. Workshop on Hardware/ Software Co-Design, pp. 1831878, May 1999.
10. H. Oh and S. Ha, "Hardware-software co-synthesis of multi-mode multi-task embedded systems with real-time constraints," in Proc. of the Int. symposium on Hardware/software codesign, pp. 133-138, May 2002.
11. P. Marwedel and G. Goossens, Code Generation for Embedded Processors. Kluwer Academic Publishers, 1995.
12. S. Prakash and A. Parker, "SOS: Synthesis of application-specific heterogeneous multiprocessor systems," J. of Parallel & Distributed Computing, vol. 16, pp. 338351, Dec. 1992.
13. M. Schmitz, B. Al-Hashimi, and P. Eles, "A Co-Design Methodology for Energy-Efficient Multi-Mode Embedded Systems with Consideration of Mode Execution Probabilities," Proc. Design, Automation and Test in Europe, 2003.
14. J. Teich, T. Blickle, and L. Thiele, "An evolutionary approach to system-level synthesis," in Proc. of Int. Workshop on Hardware/Software Co-Design, pp. 167 171, Mar. 1997.
15. E. Zitzler, M. Laumanns, L. Thiele, "SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization," Evolutionary Methods for Design, Optimisation, and Control, pp. 95-100, 2002.