CMOS broadband amplifiers for optical communications and optical interconnects

2011 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2011

Volumn , Issue , 2011, Pages 105-108

  Hsu, Shawn S H ^a   Cho, Wei Han ^a   Chen, Sheng Wen ^a   Jin, Jun De ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

broadband amplifier; CMOS; low power; optical interconnects; transimpedance amplifier (TIA)

Indexed keywords

CAPACITIVE PEAKING; CHIP AREAS; CMOS; DATA TRANSMISSION RATES; DESIGN CONCEPT; DESIGN TECHNIQUE; DISTRIBUTED AMPLIFIER; EMERGING APPLICATIONS; INDUCTIVE PEAKING; LOW POWER; OPTICAL INTERCONNECT; TRANS-IMPEDANCE GAIN; TRANSIMPEDANCE AMPLIFIERS;

BANDWIDTH; BROADBAND AMPLIFIERS; DATA COMMUNICATION SYSTEMS; OPTICAL COMMUNICATION; OPTICAL INTERCONNECTS;

DIFFERENTIAL AMPLIFIERS;

EID: 84863140706     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIT.2011.6141788     Document Type: Conference Paper

References (13)

1. C. Wu et al., "40-GHz transimpedance amplifier with differential outputs using InP-InGaAs heterojunction bipolar transistors," IEEE J. Solid-state Circuits, vol. 38, no. 9, Sep. 2003.
2. J. Weiner et al., "An InGaAs-InP HBT differential transimpedance amplifier with 47-GHz bandwidth," IEEE J. Solid-state Circuits, vol. 39, no. 10, Sep. 2004.
3. C. Fields et al., "110+ GHz transimpedance amplifier in InP-HBT technology for 100 Gbit Ethernet," IEEE J. Solid-state Circuits, vol. 20, no. 8, Aug. 2010.
4. F. Chien and Y. Chan, "Bandwidth enhancement of transimpedance amplifier by capacitive-peaking design," IEEE J. Solid-state Circuits, vol. 34, no. 8, Aug. 1999.
5. S. Mohan et al., "Bandwidth extension in CMOS with optimized on-chip inductors," IEEE J. Solid-state circuits, vol. 35, no. 3, Mar. 2000.
6. S. Galal and B. Razavi, "Broadband ESD protection circuits in CMOS technology," IEEE J. Solid-state Circuits, vol. 38, no. 12, Dec. 2003.
7. S. Galal and B. Razavi, "40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology," IEEE J. Solid-state Circuits, vol. 38, no. 12, Dec. 2004.
8. J. Jin and S. Hsu, "A 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology," IEEE J. Solid-state Circuits, vol. 43, no. 6, June 2008.
9. J. Jin and S. Hsu, " A miniaturized 70-GHz broadband amplifier in 0.13-μm CMOS technology," IEEE Trans. Microwave Theory and Techniques, vol. 56, no. 12, Dec. 2008.
10. M. Haurylau et al., "On-chip optical interconnect roadmap: challenges and critical directions," IEEE J. Selected Topics in Quantum Electrons, vol. 12, no. 6, Nov./Dec. 2006.
11. S. Park and H. Yoo, "1.25-Gb/s regulated cascode CMOS transimpedance amplifier for gigabit Ethernet applications," IEEE J. Solid-state Circuits, vol. 39, no. 1, Jan. 2004.
12. S. Park and S. Hong, "A 65-mW 5-Gb/s/ch current-mode common-base transimpedance amplifier array for optical interconnects," IEEE Photonics Technology Letters, vol. 15, no. 8, pp. 1138-40, Aug. 2003.
13. S. Goswami et al., "A 14mW 5Gb/s CMOS TIA with gain-reuse regulated cascode compensation for parallel optical interconnects," in IEEE International Solid-State Circuits Conference, pp. 100-101, 101a, Feb. 2009.