A miniaturized 70-GHz broadband amplifier in 0.13-μm CMOS technology

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 12, 2008, Pages 3086-3092

  Jin, Jun De ^a   Hsu, Shawn S H ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Broadband amplifier; CMOS; Common source (CS) stage; Gain bandwidth product (GBW); Transformer peaking

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DC TRANSFORMERS; REFLECTION; TELECOMMUNICATION SYSTEMS;

1-DB COMPRESSION POINTS; CMOS; CMOS TECHNOLOGIES; COMMON-SOURCE (CS) STAGE; CORE AREAS; GAIN-BANDWIDTH PRODUCT (GBW); GROUP DELAY VARIATIONS; INPUT AND OUTPUTS; PEAKING TECHNIQUES; POWER CONSUMPTIONS; REFLECTION COEFFICIENTS; TRANSFORMER DESIGNS; TRANSFORMER PEAKING;

BROADBAND AMPLIFIERS;

EID: 57849100540     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2008.2007089     Document Type: Conference Paper

References (18)

1. R. Majidi-Ahy et al., "5-100 GHz InP coplanar waveguide MMIC distributed amplifier," IEEE Trans. Microw. Theory Tech., vol. 38, no. 12. pp. 1986-1993, Dec. 1990.
2. S. Masuda, T. Takahashi, and K. Joshin, "An over-110-GHz InP HEMT flip-chip distributed baseband amplifier with inverted microstrip line structure for optical transmission system," IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1479-1484, Sep. 2003.
3. H. Shigematsu et al., "A 49-GHz preamplifier with a transimpedance gain of 52 dBΩ using InP HEMTS," IEEE J. Solid-State Circuits, vol. 36, no. 9, pp. 1309-1313, Sep. 2001.
4. J. S. Weiner et al., "SiGe differential transimpedance amplifier with 50-GHz bandwidth," IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1512-1517, Sep. 2003.
5. J. Mullrich et al., "40Gbit/s transimpedance amplifier in SiGe bipolar technology for the receiver in optical fibre TDM links," Electron. Lett., vol. 34, no. 5, pp. 452-453, Mar. 1998.
6. K. Moez and M. Elmasry, "A 10 dB 44 GHz loss-compensated CMOS distributed amplifier," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 548-549.
7. R.-C. Liu et al., "An 80 GHz travelling-wave amplifier in a 90 nm CMOS technology," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, pp. 154-155.
8. M.-D. Tsai, H. Wang, J.-F. Kuan, and C.-S. Chang, "A 70 GHz cascaded multi-stage distributed amplifier in 90 nm CMOS technology," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, pp. 402-403.
9. J.-C. Chien, T.-Y. Chen, and L.-H. Lu, "A 9.5-dB 50-GHz matrix distributed amplifier in 0.18-μm CMOS," in Proc. VLSI Circuits Symp., Jun. 2, pp. 146-147.
10. T.-Y. Chen, J.-C. Chien, and L.-H. Lu, "A 45.6-GHz matrix distributed amplifier in 0.18-μm CMOS." in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2005, pp. 119-122.
11. J.-C. Chien and L.-H. Lu, "40-Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2715-2725, Dec. 2007.
12. S. S. Mohan, M. d. M. Hershenson, S. P. Boyd, and T. H. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 346-355. Mar. 2000.
13. S. Galal and B. Razavi, "40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2389-2396, Dec. 2004.
14. J. Kim et al., "Circuit techniques for a 40 Gb/s transmitter in 0.13 μm CMOS." in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, pp. 150-151.
15. S. Shekhar, J. S. Walling, and D. J. Allstot. "Bandwidth extension techniques for CMOS amplifiers," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2424-2439, Nov. 2006.
16. J.-D. Jin and S. S. H. Hsu, "A 70-GHz transformer-peaking broadband amplifier in 0.13-μm CMOS technology," in IEEE MTT-S Int. Microw. Symp. Dig., 2008, pp. 285-288.
17. J.-D. Jin and S. S. H. Hsu, "A 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1449-1457, Jun. 2008.
18. SONNET. Sonnet Softw., North Syracuse, NY. [Online]. Available: http://www.sonnetusa.com