Towards power-elastic systems through concurrency management

IET Computers and Digital Techniques

Volumn 6, Issue 1, 2012, Pages 33-42

  Xia, F ^a   Mokhov, A ^a   Zhou, Y ^a   Chen, Y ^b   Mitrani, I ^a   Shang, D ^a   Sokolov, D ^a   Yakovlev, A ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

^b CHINA ACADEMY OF RAILWAY SCIENCES CORPORATION LIMITED   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION LOADS; CONCURRENCY MANAGEMENT; CONTROL ARCHITECTURE; DESIGNING SYSTEMS; FLEXIBLE RESOURCES; LOW-POWER DESIGN; NUMERICAL INVESTIGATIONS; POWER CONSTRAINTS; RUNTIMES; SYSTEM KNOWLEDGE;

DISTRIBUTED COMPUTER SYSTEMS; ELASTICITY;

CONCURRENCY CONTROL;

EID: 84862959634     PISSN: 17518601     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cdt.2010.0091     Document Type: Article

References (29)

1. Bowman, K., Tschanz, J., Wilkerson, C., Lu, S., Karnak, T., De, V., and Borkar, S.: 'Circuit techniques for dynamic variation tolerance', Proc. 46th Annual Design Automation Conf., DAC'09, 2009, p. 4-7
2. Das, S., Tokunaga, C., and Pant, S.: et al. 'Razor II: in situ error detection and correction for PVT and SER tolerance', IEEE J. Solid-State Circuits, 2009, 4, p. 32-4810.1109/JSSC.2008.2007145 0018-9200
3. Tuncer, E., Cortadella, J., and Lavagno, L.: 'Enabling adaptability through elastic clocks', Proc. 46th Annual Design Automation Conf., DAC'09, 2009, p. 8-10
4. Liu, J., Chou, P.H., Bagherzadeh, N., and Kurdahi, F.: 'Power-aware scheduling under timing constraints for mission-critical embedded systems', Proc. 38th Annual Design Automation Conf., DAC'01, 2001
5. Henzler, S.: 'Power management of digital circuits in deep sub-micron CMOS technologies (Springer Series in Advanced Microelectronics)', (Springer, New York 2006)
6. Sparsø, J., and Furber, S.: 'Principles of asynchronous circuit design: a systems perspective', (Kluwer Academic Publishers 2001)
7. Sokolov, D., and Yakovlev, A.: 'Clock-less circuits and system synthesis', IEE Proc. Comput. Digit. Tech., 2005, 152, p. 298-31610.1049/ip-cdt:20045094 1350-2387
8. Simpson, H.R.: 'Protocols for process interaction', IEE Proc. Comput. Digit. Tech., 2003, 150, (3), p. 157-18210.1049/ip-cdt:20030419 1350-2387
9. Simpson, H.R., and Campbell, E.R.: 'Data interaction architecture for real-time embedded multiprocessors', International Patent Application wo 91/16681, November 1991
10. Altreonic OpenComRTOS homepage: http://www.altreonic.com/taxonomy/term/2
11. Verhulst, E., and de Jong, G.G.: 'OpenComRTOS: an ultra-small network centric embedded RTOS designed using formal modeling', SDL Forum, 2007, p. 258-271
12. Peterson, J.L.: 'Petri net theory and the modeling of systems', (Prentice-Hall, Englewood Cliffs, New Jersey 1981)
13. Benveniste, A., Fabre, E., Jard, C., and Haar, S.: 'Diagnosis of asynchronous discrete event systems, a net unfolding approach', IEEE Trans. Autom. Control, 2001, 48, p. 714-72710.1109/TAC.2003.811249 0018-9286
14. Darondeau, P., Koutny, M., Pietkiewicz-Koutny, M., and Yakovlev, A.: 'Synthesis of nets with step firing policies', Fundam. Inf., 2009, 94, (3-4), p. 275-30310.1007/978-3-540-68746-7_11
15. Caillaud, B., Darondeau, P., Lavagno, L., and Xie, X.: 'Synthesis and control of discrete event systems', (Springer 2002)
16. Best, E., and Koutny, M.: 'Petri net semantics of priority systems', Selected Papers of the Second Workshop on Concurrency and Compositionality, 1992, p. 175-215
17. Alioto, M.: 'Understanding dc behavior of subthreshold cmos logic through closed-form analysis', IEEE Trans. Circuits Syst. I: Reg. Pap., 2010, 57, p. 1597-160710.1109/TCSI.2009.2034233
18. Efthymiou, A., and Garside, J.D.: 'Adaptive pipeline depth control for processor power management', Proc. Int. Conf. on Computer Design, 2002, p. 454-457
19. Chen, Y., Xia, F., Shang, D., and Yakovlev, A.: 'Fine-grain stochastic modelling of dynamic power management policies and analysis of their power - latency tradeoffs', IET Softw., 2009, 3, (6), p. 458-46910.1049/iet-sen.2009.0003
20. Benini, L., Bogliolo, A., Paleologo, G.A., and Micheli, G.: 'Policy optimization for dynamic power management', IEEE Trans. CAD Integr. Circuits Syst., 1999, 18, (6), p. 813-83310.1109/43.766730 0278-0070
21. Qiu, Q., and Pedram, M.: 'Dynamic power management based on continuous-time Markov decision processes', Proc. 36th Annual ACM/IEEE Design Automation Conf., DAC'99, 1999, p. 555-561
22. 'Soft arbiters', Technical report, 2009
23. Chen, Y., Mitrani, I., Shang, D., Xia, F., and Yakovlev, A.: 'Stochastic analysis of power, latency and the degree of concurrency', IEEE Int. Symp. on Circuits and Systems (ISCAS), 2010
24. Rosenblum, L., Yakovlev, A., and Yakovlev, V.: 'A look at concurrency semantics through "lattice glasses"', Bulletin EATC, 1989, 37, p. 175-180
25. Yakovlev, A., Kishinevsky, M., Kondratyev, A., Lavagno, L., and Pietkiewiczkoutny, M.: 'On the models for asynchronous circuit behaviour with OR causality', Formal Meth. Syst. Des., 1996, p. 189-23410.1007/BF00122082
26. 'Dynamic concurrency reduction methods for power management using petri-nets', Technical report, Newcastle University, May, 2010
27. Shang, D., Xia, F., Golubcovs, S., and Yakovlev, A.: 'The magic rule of tiles: virtual delay insensitivity', PATMOS, 2009, p. 286-296
28. Mokhov, A., Khomenko, V., and Yakovlev, A.: 'Flat arbiters', Proc. Ninth Int. Conf. on Application of Concurrency to System Design (ACSD'09), 2009, p. 99-108
29. Beiu, V., Quintana, J., and Avedillo, M.: 'VLSI implementations of threshold logic - a comprehensive survey', IEEE Trans. Neural Netw., 2003, 14, (5), p. 1217-124310.1109/TNN.2003.816365 1045-9227