Adaptive pipeline depth control for processor power-management

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 454-457

  Efthymiou, Aristides ^a   Garside, Jim D ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; CAPACITANCE; COMPUTER HARDWARE; RESPONSE TIME (COMPUTER SYSTEMS);

ADAPTIVE PIPELINE DEPTH CONTROL; PROCESSOR POWER-MANAGEMENT;

PIPELINE PROCESSING SYSTEMS;

EID: 0036396969     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. R. Bahar, S. Manne. Power and energy reduction via pipeline balancing. In Proc. ISCA '01, pages 218-229. June 2001.
2. A. Baniasadi, A. Moshovos. Instruction flow-based frontend throttling for power-aware high-performance processors. In Proc. ISLPED'01, pages 16-21. Aug. 2001.
3. D. Brooks, M. Martonosi. Dynamic thermal management for high-performance microprocessors. In Proc. HPCA-7, pages 171-182. Jan. 2001.
4. A. Efthymiou, J. Garside. A comparative power analysis of an asynchronous processor. In Proc. PATMOS'01, Sept. 2001.
5. J. Garside, S. Furber, S. Chung. AMULET3 revealed. In Proc. ASYNC '99, pages 51-59, Apr. 1999.
6. A. Iyer, D. Marculescu. Power aware microarchitecture resource scaling. In Proc. DATE'01, pages 190-196, Mar. 2001.
7. S. Manne, A. Klauser, D. Grunwald. Pipeline gating: Speculation control for energy reduction. In Proc. ISCA '98, pages 132-141. June 1998.
8. H. Sanchez, B. Kuttanna, T. Olson, M. Alexander, G. Gerosa, R. Philip, J. Alvarez. Thermal management system for high performance PowerPC microprocessors. In Proc. IEEE COMPCON'97, pages 325-330. Feb. 1997.
9. J. Sparsø, S. Furber, editors. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, 2001.