On synthesis of boolean expressions for memristive devices using sequential implication logic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 31, Issue 7, 2012, Pages 1129-1134

  Poikonen, Jussi H ^a   Lehtonen, Eero ^b   Laiho, Mika ^b  

^a AALTO UNIVERSITY   (Finland)

^b UNIVERSITY OF TURKU   (Finland)

Author keywords

Circuit optimization; logic devices; memristors

Indexed keywords

BOOLEAN EXPRESSIONS; CIRCUIT OPTIMIZATION; COMPUTATIONAL SEQUENCES; RECURSIVE FORMS; TRUTH VALUES;

LOGIC DEVICES;

MEMRISTORS;

EID: 84862658031     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2012.2187524     Document Type: Article

References (14)

1. L. O. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
2. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," Nature, vol. 464, pp. 873-876, Apr. 2010.
3. E. Lehtonen, J. H. Poikonen, and M. Laiho, "Two memristors suffice to compute all Boolean functions," IET Electron. Lett., vol. 46, no. 3, p. 239, 2010.
4. E. Lehtonen and M. Laiho, "Stateful implication logic with memristors," in Proc. IEEE/ACM Int. Symp. Nanoscale Architectures, Jul. 2009, pp. 33-36.
5. Y. V. Pershin and M. Di Ventra, "Neuromorphic, digital and quantum computation with memory circuit elements," Proc. IEEE, to be published.
6. Y. V. Pershin and M. Di Ventra, "Memory effects in complex materials and nanoscale systems," Adv. Phys., vol 60, no. 2, pp. 145-227, 2011.
7. M. Laiho and E. Lehtonen, "Cellular nanoscale network cell with memristors for local implication logic and synapses," in Proc. IEEE ISCAS, May-Jun. 2010, pp. 2051-2054.
8. K. Kim, S. Shin, and S.-M. Kang, "Stateful logic pipeline architecture," in Proc. IEEE ISCAS, May 2011, pp. 2497-2500.
9. M. Karnaugh, "The map method for synthesis of combinational logic circuits," Trans. AIEE Commun. Electron., vol. 72, no. 1, pp. 593-598, 1953.
10. E. J. McCluskey, "Minimization of Boolean functions," Bell Syst. Tech. J., vol. 35, no. 5, pp. 1417-1444, 1956.
11. E. Lehtonen, J. H. Poikonen, M. Laiho, and W. Lu, "Time-dependency of the threshold voltage in memristive devices," in Proc. IEEE ISCAS, May 2011, pp. 2245-2248.
12. T. Raja and S. Mourad, "Digital logic implementation in memristorbased crossbars-a tutorial," in Proc. IEEE Int. Symp. Electron. Des. Test Applicat., Jan. 2010, pp. 303-309.
13. J. Rajendran, H. Manem, R. Karri, and G. S. Rose, "Memristor based programmable threshold logic array," in Proc. IEEE/ACM Int. Symp. Nanoscale Architectures, Jun. 2010, pp. 5-10.
14. E. Post, The Two-Valued Iterative Systems of Mathematical Logic (Annals of Mathematics Series, no. 5). Princeton, NJ: Princeton University Press, 1941.