LDPC decoding on the Intel SCC

Proceedings - 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2012

Volumn , Issue , 2012, Pages 57-65

  Diavastos, Andreas ^a   Petrides, Panayiotis ^a   Falcão, Gabriel ^b   Trancoso, Pedro ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

^b UNIVERSITY OF COIMBRA   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION STANDARDS; DECODING ALGORITHM; DISTRIBUTED MEMORY; ERROR CORRECTING CODE; ERROR PROBABILITIES; LOW-DENSITY PARITY-CHECK (LDPC) CODES; MANY-CORE; NOISY CHANNEL; PARALLELIZATIONS; RESEARCH LABS; SHARED MEMORIES; SHARED MEMORY MODEL; SINGLE-CHIP; TRANSMIT DATA;

CORE LEVELS; DECODING; FORWARD ERROR CORRECTION; WIMAX;

MICROPROCESSOR CHIPS;

EID: 84862130077     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2012.79     Document Type: Conference Paper

References (15)

1. L. Chih-Hao, Y. Shau-Wei, C. Chih-Lung, C. Hsie-Chia, L. Chen-Yi, H. Yar-Sun, and J. Shyh-Jye. An ldpc decoder chip based on self-routing network for ieee 802.16e applications. IEEE Journal of Solid-State Circuits, 43(3):684-694,March 2008.
2. J. Dielissen, A. Hekstra, and V. Berg. Low cost ldpc decoder for dvb-s2. Proceedings of Design, Automation and Test in Europe (DATE '06), Munich, Germany, March 2006.
3. G. Falcao, V. Silva, and L. Sousa. High coded data rate and multicodeword wimax ldpc decoding on cell/be. IET Electronics Letters, 44(24):1415-1417, November 2008.
4. G. Falcao, L. Sousa, and V. Silva. Massively ldpc decoding on multicore architectures. IEEE Transactions on Parallel and Distributed Systems, 22(2):309-322, February 2011.
5. R. G. Gallager. Low-density parity-check codes. IRE Transactions on Information Theory, 8(1):21-28, January 1962.
6. J. Howard and et al. A 48-core ia-32 message-passing processor with dvfs in 45nm cmos. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pages 108-109, February 2010.
7. http://developer.nvidia.com/object/cuda.html. Cuda homepage.
8. http://www.intel.com/content/www/us/en/architecture-andtechnology/ many-integrated-core/intel-many-integratedcore.architecture.html. Intel many integrated core architecture.
9. J. Hyunwoo, C. Junho, and S. Wonyong. Massively parallel implementation of cyclic ldpc codes on a general purpose graphics processing unit. Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS'09), pages 285-290, October 2009.
10. D. J. C. Mackay and R. M. Neal. Near shannon limit performance of low density parity check codes. IEE Electronics Letters, 32(18):1645-1646, August 1996.
11. S. Muller, M. Schreger, M. Kabutz, M. Alles, F. Kienle, and N. Wehn. A novel ldpc decoder for dvb-s2 ip. Proceedings of Design, Automation and Test in Europe (DATE '09), Nice, France, March 2009.
12. L. Shu and J. C. Daniel. Error Control Coding. Prentice Hall, 2004.
13. R. Tanner. A recursive approach to low complexity codes. IEEE Transactions on Information Theory, 27(5):533-547, September 1981.
14. G. Timothy, Mattson, and et al. The 48-core scc processor: the programmer's view. In Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking and Storage Analysis, April 2010.
15. S. B. Wicker and S. Kim. Fundamentals of Codes, Graphs, and Iterative Decoding. Kluwer Academic Publishers, 2003.