Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 1289-1294

  Liu, Shaoteng ^a   Jantsch, Axel ^a   Lu, Zhonghai ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATORS; CIRCUIT SWITCHING; CONSTANT TIME; GEOMETRIC DISTANCES; NETWORK LOAD; NETWORK ON CHIP; NETWORK SIZE; PARALLEL PROBING; SEARCH TIME; SEARCHING METHODS; SET-UP TIME;

EXHIBITIONS; PROBES; VLSI CIRCUITS;

THREE DIMENSIONAL;

EID: 84862111830     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. P.-H. Pham, J. Park, P. Mau, C. Kim."Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip." IEEE Trans. VLSI, vol. 99, 2010.
2. M. Winter and G.P. Fettweis "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling." Design, Automation & Test in Europe Conference & Exhibition (DATE), Page 1-6, March 2011.
3. D. Wiklund and L. Dake, "SoCBUS: Switched network on chip for hard real time embedded systems." In Proc. Int. Parallel Distrib. Process.Symp., 2003, p. 8.
4. M. Millberg et al. "Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip." In Proc. of DATE, pages 890-895, February 2004.
5. K. Goossens, J. Dielissen, and A. Radulescu, "Æthereal network on chip: Concepts, architectures, and implementations." IEEE Des. Test. Comput., vol. 22, no. 5, pp. 414-421, 2005.
6. A. Hansson, K. Goossens, and A. Radulescu. "A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures". In Proc. of 3rd Int. Conf. on HW/SW Codesign and System Synthesis, pages 75-80, 2005.
7. J. Hu and R. Marculescu. "Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints." In Proc. of DATE, pages 234-239, February 2004.
8. M. Winter and G. Fettweis. "A Network-on-Chip Channel Allocator for Run-Time Task Scheduling in Multi-Processor System-on-Chips." In Proc. of 11th Euromicro Conference on Digital System Design (DSD), pages 133-140, September 2008.
9. N. Ma, Z. Lu, L. Zheng "System design of full HD MVC decoding on mesh-based multicore NoCs." Journal Microprocessors & Microsystems Volume 35 Issue 2, March, 2011