Dual greedy: Adaptive garbage collection for page-mapping solid-state disks

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 117-122

  Lin, Wen Huei ^a   Chang, Li Pin ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK SPACE; CONSTANT TIME; GARBAGE COLLECTION; SCALE-UP;

EXHIBITIONS; REFUSE COLLECTION;

MAPPING;

EID: 84862063816     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. L.-P. Chang. A hybrid approach to nand-flash-based solid-state disks. Computers, IEEE Transactions on, 59(10):1337-1349, oct. 2010.
2. M.-L. Chiang, P. C. H. Lee, and R.-C. Chang. Using data clustering to improve cleaning performance for flash memory. SoftwarePractice and Experience, 29:267-290, 1999.
3. A. Gupta, Y. Kim, and B. Urgaonkar. Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings. SIGPLAN Not., 44:229-240, March 2009.
4. J.-W. Hsieh, L.-P. Chang, and T.-W. Kuo. Efficient on-line identification of hot data for flash-memory management. In Proceedings of the 2005 ACM symposium on Applied computing, SAC '05, pages 838-842, 2005.
5. S. Im and D. Shin. Comboftl: Improving performance and lifespan of mlc flash memory using sic flash buffer. Journal of Systems Architecture, 56(12):641-653, 2010.
6. D. Jung, J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. Superblock ftl: A superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans. Embed. Comput. Syst., 9:40:1-40:41, April 2010.
7. A. Kawaguchi, S. Nishioka, and H. Motoda. A flash-memory based file system. In Proceedings of the USENIX 1995 Technical Conference Proceedings, TCON'95, pages 13-13, 1995.
8. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst., 6, July 2007.
9. C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Trans. Embed. Comput. Syst., 7:38:1-38:23, August 2008.
10. Z. Qin, Y. Wang, D. Liu, and Z. Shao. A two-level caching mechanism for demand-based page-level address mapping in nand flash memory storage systems. In Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS '11, pages 157-166, 2011.
11. Samsung Electronics Company. K9MDG08U5M 4G * 8 Bit MLC NAND Flash Memory Data Sheet, 2008.