ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer

Journal of Systems Architecture

Volumn 56, Issue 12, 2010, Pages 641-653

  Im, Soojun ^a   Shin, Dongkun ^a  

^a Sungkyunkwan University   (South Korea)

Author keywords

Embedded storage; Flash memory; Flash translation layer; Multi level cell

Indexed keywords

BIT COST; EMBEDDED STORAGES; FLASH TRANSLATION LAYER; IMPROVING PERFORMANCE; LIFE SPAN; MULTILEVEL CELL;

FLASH MEMORY;

EID: 78649510098     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2010.09.005     Document Type: Article

References (24)

1. A. Ban, Flash file system, United State Patent, No. 5,404,485, 1995.
2. A. Kawaguchi, S. Nishioka, H. Motoda. A flash memory based file system, in: Proc. of the USENIX Technical Conf., 1995.
3. J. Kim, J.M. Kim, S.H. Noh, S.L. Min, and Y. Cho A space-efficient flash translation layer for compact flash systems IEEE Transactions on Consumer Electronics 48 2 2002 366 375
4. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song A log buffer-based flash translation layer using fully-associative sector translation ACM Transactions on Embedded Computing Systems 6 3 2007
5. J.-U. Kang, H. Jo, J.-S. Kim, J. Lee, A superblock-based flash translation layer for NAND flash memory, in: Proc. of EMSOFT'06, 2006, pp. 161-170. (Pubitemid 47168585)
6. M. Bauer, A multilevel-cell 32MB flash memory, in: Proc. of the Solid-State Circuits Conference, 1995.
7. S. Lee, K. Ha, K. Zhang, J. Kim, J. Kim, FlexFS: a flexible flash file system for MLC NAND flash memory, in: Proc. of USENIX Technical Conf., 2009.
8. L.-P. Chang, Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs, in: Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC), 2008, pp. 428-433.
9. F. Roohparvar, Single level cell programming in a multiple level cell non-volatile memory device, United State Patent, No. 7,366,013, 2007.
10. T. Cho A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes IEEE Journal of Solid-State Circuits 36 11 2001
11. Samsung Electronics. 4Gb Flex-OneNAND. .
12. M. Wu, W. Zwaenepoel, eNVy: a non-volatile, main memory storage system, in: ASPLOS-VI: Proc. of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, 1994, pp. 86-97.
13. M.-L. Chiang, and R.-C. Chang Cleaning policies in mobile computers using flash memory Journal of Systems and Software 48 3 1999 213 231
14. M.-L. Chiang, P. Lee, and R.-C. Chang Using data clustering to improve cleaning performance for flash memory Software Practice and Experience 29 3 1999 267 290
15. L.-P. Chang, T.-W. Kuo, An adaptive striping architecture for flash memory storage systems of embedded systems, in: RTAS '02: Proc. of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium, 2002, pp. 187-196.
16. J.-W. Hsieh, L.-P. Chang, T.-W. Kuo, Efficient on-line identification of hot data for flash-memory management, in: SAC '05: Proc. of ACM Symposium on Applied Computing, 2005, pp. 838-842.
17. S. Lee, D. Shin, Y.-J. Kim, and J. Kim LAST: locality-aware sector translation for NAND flash memory-based storage systems SIGOPS Operating Systems Review 42 6 2008 36 42
18. S.H. Park, J.W. Park, J.M. Jeong, J.H. Kim, S.D. Kim, A mixed flash translation layer structure for SLC-MLC combined flash memory system, in: Proc. of SPEED'08, 2008.
19. S. Im, D. Shin, Storage architecture and software support for SLC/MLC combined flash memory, in: SAC'09: Proc. of ACM Symposium on Applied Computing, 2009.
20. J. In, H. Kim, K. Lee, T. Chung, Method of remapping flash memory, United State Patent, No. 7,516,295, 2009.
21. F.J. Corbato, A paging experiment with the multics system, in: Honor of P.M. Morse, MIT Press, Cambridge, Mass., 1996, pp. 217-228.
22. V.F. Nicola, A. Dan, and D.M. Dias Analysis of the generalized clock buffer replacement scheme for database transaction processing SIGMETRICS Perform Evaluation Review 20 1 1992 35 46
23. T. Johnson, D. Shasha, 2q: A low overhead high performance buffer management replacement algorithm, in: Proc. of VLDB Conf., 1994, pp. 297-306.
24. Nokia Corp., Qtopia phone edition 4.1.2. .