Expressing embedded systems configurations at high abstraction levels with UML MARTE profile: Advantages, limitations and alternatives

Journal of Systems Architecture

Volumn 58, Issue 5, 2012, Pages 178-194

  Quadri, Imran Rafiq ^a   Gamatié, Abdoulaye ^a   Boulet, Pierre ^a   Meftali, Samy ^a   Dekeyser, Jean Luc ^a  

^a INRIA   (France)

Author keywords

Configurations; Embedded systems; High abstraction levels; MARTE; MDE; QoS; Systems on Chips (SoCs); UML

Indexed keywords

ABSTRACTION LEVEL; CONFIGURATIONS; MARTE; MDE; SYSTEMS ON CHIPS; UML;

ABSTRACTING; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); QUALITY OF SERVICE;

EMBEDDED SYSTEMS;

EID: 84861230819     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2012.01.001     Document Type: Article

References (47)

1. S. Sendall, and W. Kozaczynski Model transformation: the heart and soul of Model-Driven software development IEEE Software 20 5 2003 42 45
2. OMG, Modeling and Analysis of Real-time and Embedded systems (MARTE), Version 1.0, 2009. Available from: < http://www.omg.org/spec/MARTE/1.0/ >.
3. OMG, UML profile for System on Chip (SoC), Version 1.0.1, 2006.
4. E. Riccobene, P. Scandurra, A. Rosti, S. Bocchio, A model-driven design environment for embedded systems, in: DAC '06: Proceedings of the 43rd Annual Conference on Design Automation, ACM, New York, NY, USA, 2006, pp. 915-918. Available from: . (Pubitemid 47114025)
5. DaRT team, GASPARD SoC Framework, 2010. Available from: < http://www.gaspard2.org/ >.
6. A. Gamatié, S. Le Beux, E. Piel, A. Etien, R.B. Atitallah, P. Marquet, J.-L. Dekeyser, A model driven design framework for high performance embedded systems, Research Report RR-6614, INRIA, 2008. Available from: < http://hal.inria.fr/inria-00311115/en >.
7. D.D. Gajski, and R. Kuhn Guest editor introduction: new VLSI-tools IEEE Computer 16 12 1983 11 14
8. Papyrus, Open source tool for graphical UML2 modeling. Available from: < http://www.eclipse.org/modeling/mdt/papyrus/ >.
9. R. Ben Atitallah, Modèle et simulation des système sur purce multiprocesseurs - estimation des performances et de la consommation d'énergie, Ph.D. Thesis, Université des Sciences et Technologies de Lille (USTL), USTL - Lille, France, 2008.
10. I.R. Quadri, MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs, Ph.D. Thesis, Université des Sciences et Technologies de Lille (USTL), USTL - Lille, France, 2010.
11. I.R. Quadri, A. Gamatié, P. Boulet, J.-L. Dekeyser, Modeling of Configurations for Embedded System Implementation in MARTE, in: First Workshop on Model Based Engineering for Embedded Systems Design (M-BED 2010), at DATE 2010.
12. E. Piel, Ordonnancement de systèmes parallèles temps-réel, Ph.D. Thesis, Université des Sciences et Technologies de Lille (USTL), USTL - Lille, France, 2007.
13. INRIA Atlas Project, ATL. Available from: < http://modelware.inria.fr/ rubrique12.html >.
14. INRIA Triskell Project, kermeta. Available from: < http://www.kermeta.org/ >.
15. OMG, MOF Query/Views/Transformations, 2005. Available from: < http://www.omg.org/cgi-bin/doc?ptc/2005-11-01 >.
16. OMG, M2M/Operational QVT Language, 2007. Available from: < http://tiny.cc/tFGGx >.
17. Acceleo, MDA code generator, 2009. Available from: < http://www.acceleo.org/pages/home/en >.
18. OMG, Mof model to text transformation language rfp. Available from: < http://www.omg.org/cgi-bin/doc?ad/2004-4-7 >.
19. L. Yung-Hsiang, L. Benini, and G.D. Micheli Dynamic frequency scaling with buffer insertion for mixed workloads IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21 11 2002 1284 1305 (Pubitemid 35458380)
20. C. Im, H. Kim, and S. Ha Dynamic voltage scheduling technique for low-power multimedia applications using buffers International Symposium on Low Power Electronics and Design 2001 34 39 (Pubitemid 32806525)
21. AADL, The architecture analysis & design language (aadl): an introduction, 2006. Available from: < http://www.sei.cmu.edu/publications/ documents/06.reports/06tn011.html >.
22. SAE, Society of automotive engineers, 2010. Available from: < http://www.sae.org/servlets/index >.
23. M. Faugere, T. Bourbeau, R. Simone, G. Sebastien, Marte: also an uml profile for modeling aadl applications, in: ICECCS '07: Proceedings of the 12th IEEE International Conference on Engineering Complex Computer Systems, IEEE Computer Society, 2007, pp. 359-364.
24. International Telecommunication Union (ITU), H.263. Video Coding for Low Bit Rate Communication, January 2005. Available from: < http://www.itu.int/ rec/T-REC-H.263/ >.
25. Software Technology Laboratory, Stl: Uml Semantics Project. School of Computing, Queen's University, 2009. Available from: < http://www.cs.queensu. ca/stl/internal/uml2/bibtex/ref-umlstatemachines.htm >.
26. H. Fecher, J. Schönborn, M. Kyas, W.P. de Roever, 29 new unclarities in the semantics of uml 2.0 state machines, in: Seventh International Conference on Formal Engineering Methods (ICFEM'05), 2005, pp. 52-65. (Pubitemid 43763435)
27. J.-L. Colaço, G. Hamon, M. Pouzet, Mixing Signals and Modes in Synchronous Data-flow Systems, in: ACM International Conference on Embedded Software (EMSOFT'06), Seoul, South Korea, 2006.
28. J.-P. Talpin, C. Brunette, T. Gautier, A. Gamatié, Polychronous mode automata, in: EMSOFT '06: Proceedings of the Sixth ACM & IEEE International Conference on Embedded Software, ACM, New York, NY, USA, 2006, pp. 83-92. Available from: < http://dx.doi.org/http://doi.acm.org/10.1145/ 1176887.1176900 >.
29. T. Arpinen, E. Salminen, T.D. Hamalainen, M. Hannikainen, Extension to marte profile for modeling dynamic power management of embedded systems, in: First Workshop on Model Based Engineering for Embedded Systems Design (MBESD 2010), at DATE 2010.
30. M. von der Beeck A comparison of statecharts variants ProCoS: Third International Symposium Organized Jointly with the Working Group Provably Correct Systems on Formal Techniques in Real-Time and Fault-Tolerant Systems 1994 Springer-Verlag London, UK 128 148
31. C. André, Computing synccharts reactions, in: Synchronous Languages, Applications, and Programming (SLAP 2003), 2003. Available from: .
32. F. Maraninchi, and Y. Rémond Mode-automata: about modes and states for reactive systems European Symposium on Programming 1998 Springer Verlag Lisbon (Portugal)
33. Object Management Group Inc., OMG Unified Modeling Language (OMG UML), Superstructure, v2.1.2, Nov. 2007. Available from: < http://www.omg.org/spec/ UML/2.1.2/Superstructure/PDF/ >.
34. I.R. Quadri, S. Meftali, J.-L. Dekeyser, Integrating mode automata control models in soc co-design for dynamically reconfigurable fpgas, in: International Conference on Design and Architectures for Signal and Image Processing (DASIP 09), 2009.
35. O. Labbani, J.-L Dekeyser, P. Boulet, É. Rutten, Introducing control in the gaspard2 data-parallel metamodel: Synchronous approach, in: Proceedings of the International Workshop MARTES: Modeling and Analysis of Real-Time and Embedded Systems, 2005.
36. D. Harel Statecharts: a visual formalism for complex systems Science of Computer Programming 8 3 1987 231 274 Available from: (Pubitemid 17617706)
37. A. Gamatié, E. Rutten, H. Yu, A Model for the Mixed-Design of Data-Intensive and Control-Oriented Embedded Systems, Research Report RR-6589, INRIA, July 2008. Available from: < http://hal.inria.fr/inria-00293909/fr >.
38. H. Yu, A MARTE based reactive model for data-parallel intensive processing: Transformation toward the synchronous model, Ph.D. Thesis, Université des Sciences et Technologies de Lille (USTL), USTL - Lille, France, 2008.
39. P. Lysaght, B. Blodget, J. Mason, Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs, in: FPL'06, 2006.
40. A. Koudri et al, Using MARTE in the MOPCOM SoC/SoPC Co-Methodology, in: MARTE Workshop at DATE'08, 2008.
41. J. Vidal, F. De Lamotte, G. Gogniat, A co-design approach for embedded system modeling and code generation with UML and MARTE, in: Design, Automation and Test in Europe (DATE'09), 2009.
42. S. Pillement, D. Chillet, High-level model of dynamically reconfigurable architectures, in: Conference on Design and Architectures for Signal and Image Processing, (DASIP'09), 2009, pp. 1-7.
43. S. Gupta, N. Dutt, R. Gupta, A. Nicolau, Spark: A high-lev l synthesis framework for applying parallelizing compiler transformations, International Conference on VLSI Design, 2003, p. 461.
44. P. Coussy, G. Corre, P. Bomel, E. Senn, E. Martin, High-level synthesis under i/o timing and memory constraints, in: IEEE ISCAS 2005, vol. 1, 2005, pp. 680-683.
45. D. Latella, I. Majzik, M. Massink, Automatic Verification of a Behavioral Subset of UML Statechart Diagrams Using the SPIN Model-Checker, in: Formal Aspects Computing, vol. 11, 1999, pp. 637-664. (Pubitemid 129556008)
46. T. Schäfer, A. Knapp, S. Merz, Model Checking UML State Machines and Collaborations, in: CAV Workshop on Software Model Checking, ENTCS 55 (3) 2001.
47. B. Nascimento, P. Sérgio, M. Maciel, P. Romero, M. Lima, R. Sant'ana, S. Filho, A. Guilhermino, A partial reconfigurable architecture for controllers based on Petri nets, in: SBCCI '04: Proceedings of the 17th Symposium on Integrated Circuits and System Design, 2004, pp. 16-21.