EPROF: An energy/performance/reliability optimization framework for streaming applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2012, Pages 769-774

  Yetim, Yavuz ^a   Malik, Sharad ^a   Martonosi, Margaret ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DOMAINS; APPLICATION PERFORMANCE; BASELINE METHODS; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY AND PERFORMANCE TRADEOFF; ENERGY REDUCTION; ERROR TOLERANCE; GENERAL-PURPOSE COMPUTING; HETEROGENEOUS PROCESSORS; MIXED-INTEGER LINEAR PROGRAMMING; ON-CHIP MULTIPROCESSOR; OPTIMIZATION FRAMEWORK; PARALLEL APPLICATION; POWER MANAGEMENT SCHEME; RUNNING TASKS; STREAMING APPLICATIONS; STREAMIT; TASK GRAPH; THREE DEGREES OF FREEDOM;

COMMERCE; COMPUTER AIDED DESIGN; ENERGY MANAGEMENT; MULTIPROCESSING SYSTEMS; OPTIMIZATION; RELIABILITY;

BENCHMARKING;

EID: 84859982555     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2012.6165058     Document Type: Conference Paper

References (18)

1. T. Austin, V. Bertacco, D. Blaauw, and T. Mudge. Opportunities and challenges for better than worst-case design. In Asia and South Pac. Design Automation Conf., 2005.
2. B. S. Baker and J. Edward G. Coffman. Mutual exclusion scheduling. Theoretical Computer Science, 162, 1996.
3. A. Bender. MILP based task mapping for heterogeneous multiprocessor systems. In European Design Automation Conf. IEEE, 1996.
4. P. E. Coll, C. C. Ribeiro, and C. C. de Souza. Multiprocessor scheduling under precedence constraints: polyhedral results. Discrete Appl. Math., 154(5), 2006.
5. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In IEEE Micro Conf., 2003.
6. M. Goraczko, J. Liu, D. Lymberopoulos, S. Matic, B. Priyantha, and F. Zhao. Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems. In Design Automation Conf., 2008.
7. R. Hegde and N. R. Shanbhag. Energy-efficient signal processing via algorithmic noise-tolerance. In Intl. Symp. on Low Power Electronics and Design, 1999.
8. ILOG. ILOG CPLEX 11.0 User's manual. 2008.
9. Intel. Using the RDTSC instruction for performance monitoring. Technical report, Intel Corporation, 1997.
10. A. Kahng, S. Kang, R. Kumar, and J. Sartori. Designing processors from the ground up to allow voltage/reliability tradeoffs. In IEEE Intl. Symp. on High-Performance Computer Architecture, Jan 2010.
11. L. Leem, H. Cho, J. Bau, Q. A. Jacobson, and S. Mitra. Error resilient system architecture (ERSA) for probabilistic applications. In Design, Automation and Test in Europe, 2010.
12. Z. Lu, Y. Zhang, M. Stan, J. Lach, and K. Skadron. Procrastinating voltage scheduling with discrete frequency sets. In Design, Automation and Test in Europe, 2006.
13. S. S. Mukherjee, C. T. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. Measuring architectural vulnerability factors. IEEE Micro Conf., 23, 2003.
14. A. Sampson, W. Dietl, E. Fortuna, D. Gnanapragasam, L. Ceze, and D. Grossman. Enerj: Approximate data types for safe and general lowpower computation. 2011.
15. M. Shantharam, S. Srinivasmurthy, and P. Raghavan. Characterizing the impact of soft errors on iterative methods in scientific computing. In Int. Conf. on Supercomputing, 2011.
16. W. Thies, M. Karczmarek, and S. P. Amarasinghe. Streamit: A language for streaming applications. In Intl. Conf. on Compiler Construction. Springer-Verlag, 2002.
17. S. Tosun, N.Mansouri,M. Kandemir, and O. Ozturk. An ILP formulation for task scheduling on heterogeneous chip multiprocessors. In Intl. Symp. on Computer and Information Sciences, 2006.
18. Y. Yi, W. Han, X. Zhao, A. T. Erdogan, and T. Arslan. An ILP formulation for task mapping and scheduling on multi-core architectures. In Design Automation and Test in Europe, 2009.