Automatic generation of hardware/software interfaces

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2012, Pages 325-336

  King, Myron ^a   Dave, Nirav ^a   Arvind, ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

hardware software codesign

Indexed keywords

AUDIO DECODER; AUTOMATIC GENERATION; CO-DESIGNS; DESIGN METHODOLOGY; DESIGN PROCESS; DESIGN TASKS; EMBEDDED APPLICATION; ERROR PRONES; HARDWARE AND SOFTWARE; HARDWARE DESIGN LANGUAGE; HARDWARE/SOFTWARE CO-DESIGN; HARDWARE/SOFTWARE INTERFACES; INTERFACE SPECIFICATION; NEW APPLICATIONS; SOURCE CODES; SPECIALIZED HARDWARE; SYSTEMVERILOG; TIME-TO-MARKET;

MOBILE DEVICES; PRODUCT DESIGN; PROGRAM COMPILERS;

HARDWARE;

EID: 84858779039     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2150976.2151011     Document Type: Conference Paper

References (43)

1. L. Augustsson, J. Schwarz, and R. S. Nikhil, "Bluespec Language definition," p. 95, 2001, Sandburst Corp.
2. M. C. Ng, M. Vijayaraghavan, G. Raghavan, N. Dave, J. Hicks, and Arvind, "From WiFI to WiMAX: Techniques for IP Reuse Across Different OFDM Protocols," in Proceedings of Formal Methods and Models for Codesign (MEMOCODE), Nice, France, 2007.
3. S. Y. Liao, "Towards a new standard for system level design," in Proceedings of the Eighth International Workshop on Hardware/Software Codesign, San Diego, CA, May 2000, pp. 2-7.
4. G. Kahn, "The semantics of simple language for parallel programming,"in IFIP Congress, 1974, pp. 471-475.
5. J. B. Dennis, J. B. Fosseen, and J. P. Linderman, "Data flow schemas,"in International Sympoisum on Theoretical Programming, 1972.
6. Arvind and R. Nikhil, "Executing a program on the MIT Tagged-Token Dataflow Architecture, " Computers, IEEE Transactions on, vol. 39, no. 3, pp. 300-318, Mar. 1990.
7. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Computers, vol. 36, no. 1, pp. 24-35, 1987.
8. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "Streamit: A language for streaming applications," in CC, ser. Lecture Notes in Computer Science, R. N. Horspool, Ed., vol. 2304. Springer, 2002.
9. G. Berry and L. Cosserat, "The ESTEREL Synchronous Programming Language and its Mathematical Semantics," in Seminar on Concurrency, 1984, pp. 389-448.
10. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, "The synchronous data flow programming language lustre," Proceedings of the IEEE, vol. 79, no. 9, pp. 1305-1320, sep 1991.
11. J.-L. Colaço, G. Hamon, and M. Pouzet, "Mixing signals and modes in synchronous data-flow systems," in Proceedings of the 6th ACM &IEEE International conference on Embedded software, ser. EMSOFT '06. New York, NY, USA: ACM, 2006, pp. 73-82.
12. D. C. Luckham, "Rapide: A language and toolset for causal event modeling of distributed system architectures," in WWCA, 1998.
13. S. A. Edwards and O. Tardieu, "Shim: a deterministic model for heterogeneous embedded systems," IEEE Trans. VLSI Syst., vol. 14, no. 8, pp. 854-867, 2006. (Pubitemid 44249916)
14. J.-P. Talpin, C. Brunette, T. Gautier, and A. Gamatié, "Polychronous mode automata," in EMSOFT, 2006, pp. 83-92.
15. P. A. Abdulla and J. Deneux, "Designing safe, reliable systems using scade," in In Proc. ISoLA 2004, 2004.
16. K. M. Chandy and J. Misra, Parallel Program Design: A Foundation. Reading, Massachusetts: Addison-Wesley, 1988.
17. J. C. Hoe and Arvind, "Operation-Centric Hardware Description and Synthesis," IEEE TRANSACTIONS on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 9, September 2004.
18. E. W. Dijkstra, "Guarded commands, nondeterminacy and formal derivation of programs," Commun. ACM, vol. 18, no. 8, 1975.
19. N. A. Lynch and M. R. Tuttle, "An introduction to input/output automata,"CWI Quarterly, vol. 2, pp. 219-246, 1989.
20. E. Czeck, R. Nanavati, and J. Stoy, "Reliable Design with Multiple Clock Domains," in Proceedings of Formal Methods and Models for Codesign (MEMOCODE), 2006.
21. Bluespec SystemVerilog Version 3.8 Reference Guide, Bluespec, Inc., Waltham, MA, November 2004.
22. N. Dave, M. Katelman, M. King, J. Meseguer, and Arvind, "Verification of Microarchitectural Refinements in Rule-based systems," in MEMOCODE, Cambridge, UK, 2011.
23. P. O. Meredith, M. Katelman, J. Meseguer, and G. Roşu, "A formal executable semantics of Verilog," in Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE' 10). IEEE, 2010, pp. 179-188.
24. W. Snyder and P. Wasson, and D. Galbi, "Verilator,"http://www. veripool.com/verilator.html, 2007.
25. "Carbon Design Systems Inc," http://carbondesignsystems.com.
26. P. Chou, R. Ortega, and G. Borriello, "Synthesis of the hardware/software interface in microcontroller-based systems," in In Proceedings of the International Conference on Computer Aided Design, 1992, pp. 488-495.
27. P. H. Chou, R. B. Ortega, and G. Borriello, "The chinook hardware/software co-synthesis system," in In International Symposium on System Synthesis, 1995, pp. 22-27.
28. S. Y. Liao, S. W. K. Tjiang, and R. K. Gupta, "An efficient implementation of reactivity for modeling hardware in the scenic design environment," in DAC, 1997, pp. 70-75.
29. Catapult-C Manual and C/C++ style guide, Mentor Graphics, 2004.
30. Synfora, "PICO Platform," http://www.synfora.com/.
31. A. Agarwal, M. C. Ng, and Arvind, "A comparative evaluation of high-level hardware synthesis using reed-solomon decoder," Embedded Systems Letters, IEEE, vol. 2, no. 3, pp. 72-76, 2010.
32. S. S. Huang, A. Hormati, D. F. Bacon, and R. Rabbah, "Liquid metal: Object-oriented programming across the hardware/software boundary,"in ECOOP '08: Proceedings of the 22nd European conference on Object-Oriented Programming, Berlin, Heidelberg, 2008.
33. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogenous systems," Int. Journal in Computer Simulation, vol. 4, no. 2, pp. 0-, 1994.
34. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli, "Metropolis: An integrated electronic system design environment," Computer, vol. 36, pp. 45-52, 2003.
35. K. S. Chatha and R. Vemuri, "Magellan: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs," in CODES, 2001, pp. 42-47.
36. P. Arató, Z. A. Mann, and A. Orbán, "Algorithmic aspects of hardware/software partitioning," ACM Trans. Des. Autom. Electron. Syst., vol. 10, pp. 136-156, January 2005. [Online]. Available: http://doi.acm.org/10.1145/1044111.1044119
37. N. Dave, Arvind, and M. Pellauer, "Scheduling as Rule Composition,"in Proceedings of Formal Methods and Models for Codesign (MEMOCODE), Nice, France, 2007.
38. N. Dave, M. C. Ng, M. Pellauer, and Arvind, "A design flow based on modular refinement," in Formal Methods and Models for Codesign (MEMOCODE 2010).
39. M. Vijayaraghavan and Arvind, "Bounded dataflow networks and latency-insensitive circuits," in MEMOCODE, 2009, pp. 171-180.
40. K. Fleming, M. Adler, M. Pellauer, A. Parashar, Arvind, and J. Emer, "Leveraging latency-insensitivity to ease multiple fpga design," in FPGA, February 2011.
41. T. Esposito, M. Lis, R. Nanavati, J. Stoy, and J. Schwartz, "System and method for scheduling TRS rules," United States Patent US 133051-0001, February 2005.
42. J. C. Hoe, "Operation-Centric Hardware Description and Synthesis,"Ph.D. dissertation, MIT, Cambridge, MA, 2000.
43. M. Karczmarek and Arvind, "Synthesis from multi-cycle atomic actions as a solution to the timing closure problem," in ICCAD, 2008.