Operation-centric hardware description and synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 9, 2004, Pages 1277-1288

  Hoe, James C ^a   Arvind, ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Conflict free; High level synthesis; Operation centric; Sequentially composable; Term rewriting systems (TRS)

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER PROGRAMMING LANGUAGES; MATHEMATICAL MODELS; OPTIMIZATION; PROGRAM COMPILERS; SEMANTICS; SHIFT REGISTERS; SPECIFICATIONS;

CONFLICT-FREE; HIGH-LEVEL SYNTHESIS; OPERATION-CENTRIC; SEQUENTIALLY COMPOSABLE; TERM-REWRITING SYSTEMS;

HARDWARE;

EID: 4444347712     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.833614     Document Type: Article

References (17)

1. F. Baader and T. Nipkow, Term Rewriting and All That. Cambridge, U.K.: Cambridge Univ. Press, 1998.
2. A. Benveniste and G. Berry, "The synchronous approach to reactive and real-time systems," Proc. IEEE, vol. 79, pp. 1270-1282, Sept. 1991.
3. A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone, "The synchronous languages twelve years later," Proc. IEEE, vol. 91, pp. 64-83, Jan. 2003.
4. G. Berry, "The Foundations of Estevel," in Proof, Language and Interaction: Essays in Honor of Robin Milner. Cambridge, MA: MIT Press, 2000, pp. 425-454.
5. K. M. Chandy and J. Misra, Parallel Program Design. Reading, MA: Addison-Wesley, 1988.
6. P. Dhaussy, J.-M. Filloque, and B. Pettier, "Global control synthesis for an MIMD/FPGA machine," in Proc. IEEE Workshop FPGAs Custom Comput. Mach., 1994, pp. 72-81.
7. E. W. Dijkstra, "Guarded commands, nondeterminacy, and formal derivation of programs," Commun. ACM, vol. 18, no. 8, pp. 453-487, 1975.
8. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, "The synchronous data flow programming language LUSTRE," in Proc. IEEE, vol. 79, Sept. 1991, pp. 1305-1320.
9. J. C. Hoe, "Operation-Centric Hardware Description and Synthesis," Ph.D. thesis, Dept. Elect. Eng. Comput. Sci., Massachusetts Inst. Technol., Cambridge, June 2000.
10. G.Kane, MIPS R2000 RISC Architecture. Englewood Cliffs, NJ: Prentice-Hall, 1987.
11. P. Le Guernic, T. Gautier, M. Le Borgne, and C. Le Maire, "Programming real-time applications with SIGNAL," Proc. IEEE, vol. 79, pp. 1321-1336, Sept. 1991.
12. T. W. S. Lee, C. J. Seger, and M. R. Greenstreet, "Automatic verification of asynchronous circuits," IEEE Design Test Comput., vol. 12, pp. 24-31, Spring 1995.
13. A. P. Ravn and J. Staunstrup, "Synchronized Transitions," Dept. Comput. Sci., Univ. Aarhus, Aarhus, Denmark, Tech. Rep. AAR-219, 1987.
14. V. M. Rodrigues and F. R. Wagner, "Synchronous transitions and their temporal logic," in Proc. Workshop Métodos Formais, 1998, pp. 84-89.
15. A brief description of Bluespec, Sandhurst Corporation. Available: http://www.bluespec.org/description.html [Online]
16. J. Staunstrup and M. R. Greenstreet, "From high-level descriptions to VLSI circuits," BIT, vol. 28, no. 3, pp. 620-638, 1988.
17. _, "Synchronized Transitions," in Formal Methods for VLSI Design. Amsterdam, The Netherlands: Elsevier, 1990, pp. 71-128.