HICAMP: Architectural support for efficient concurrency-safe shared structured data access

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2012, Pages 287-299

  Cheriton, David ^a,b   Firoozshahian, Amin ^a   Solomatnikov, Alex ^a   Stevenson, John P ^a,b   Azizi, Omid ^a  

^a Hicamp Systems Inc   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

fault isolation; iterator register; memory deduplication; memory model; memory sharing; parallel architecture; parallel programming; snapshot semantics

Indexed keywords

ARCHITECTURAL SUPPORT; FAULT ISOLATION; INTERPROCESS COMMUNICATION; ITERATOR REGISTER; ITERATORS; MEMORY MODEL; MEMORY SHARING; MEMORY SYSTEMS; MULTI-CORE PROCESSOR; MULTIPLE THREADS; OPERATING SYSTEM SUPPORT; READ-ONLY ACCESS; REAL APPLICATIONS; SHARED ADDRESS SPACES; SHARED DATA; SOFTWARE MODEL; SPARSE MATRIX COMPUTATIONS; STRUCTURED DATA; VIRTUALIZATIONS;

COMPUTER PROGRAMMING LANGUAGES; MATRIX ALGEBRA; OBJECT ORIENTED PROGRAMMING; PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING; SEMANTICS;

MEMORY ARCHITECTURE;

EID: 84858769083     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2150976.2151007     Document Type: Conference Paper

References (33)

1. http://pages.cs.wisc.edu/~markhill/DineroIV/.
2. http://http://www.vmmark.com/.
3. http://wikipedia.org/wiki/Intel-iAPX-432.
4. A. R. Alameldeen and D. A. Wood. Adaptive Cache Compression for High-Performance Processors. SIGARCH Comput. Archit. News, 32(2):212, 2004.
5. Arista Networks. EOS: An Extensible Operating System. http://www.aristanetworks.com/en/EOSWhitepaper.pdf.
6. H. Berenson, P. Bernstein, J. Gray, J. Melton, E. O'Neil, and P. O'Neil. A Critique of ANSI SQL Isolation Levels. SIGMOD Rec., 24(2):1-10, 1995.
7. R. Bhargava, B. Serebrin, F. Spadini, and S. Manne. Accelerating Two-Dimensional Page Walks for Virtualized Systems. In Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, ASPLOS XIII, pages 26-35, New York, NY, USA, 2008. ACM.
8. S. Biswas, D. Franklin, A. Savage, R. Dixon, T. Sherwood, and F. T. Chong. Multi-Execution: Multicore Caching for Data-Similar Executions. In ISCA '09: Proceedings of the 36th Annual International Symposium on Computer Architecture, pages 164-173, 2009.
9. J. Chung, W. Baek, and C. Kozyrakis. Fast Memory Snapshot for Concurrent Programming without Synchronization. In ICS '09: Proceedings of the 23rd International Conference on Supercomputing, pages 117-125, 2009.
10. T. A. Davis and Y. Hu. The University of Florida Sparse Matrix Collection. ACM Trans. Math. Softw., 38:1:1-1:25, Nov. 2011.
11. J. B. Dennis. Fresh Breeze: A Multiprocessor Chip Architecture Guided by Modular Programming Principles. SIGARCH Comput. Archit. News, 31(1):7-15, 2003.
12. J. Dusser, T. Piquet, and A. Seznec. Zero-Content Augmented Caches. In ICS '09: Proceedings of the 23rd International Conference on Supercomputing, pages 46-55, 2009.
13. J. Dusser and A. Seznec. Decoupled Zero-Compressed Memory. In Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC '11, pages 77-86. ACM, 2011.
14. M. Ekman and P. Stenstrom. A Robust Main-Memory Compression Scheme. In ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 74-85, 2005.
15. B. Fitzpatrick. Distributed Caching with Memcached. Linux Journal, 2004(124):5, 2004.
16. M. Greenwald and D. Cheriton. The Synergy Between Non-blocking Synchronization and Operating System Structure. In OSDI '96: Proceedings of the second USENIX Symposium on Operating Systems Design and Implementation, pages 123-136, 1996.
17. D. Gupta, S. Lee, M. Vrable, S. Savage, A. Snoeren, G. Varghese, G. Voelker, and A. Vahdat. Difference Engine: Harnessing Memory Redundancy in Virtual Machines. In 8th USENIX Symposium on Operating Systems Design and Implementation, pages 309-322, 2008.
18. F. Gustavson, A. Henriksson, I. Jonsson, B. Kagstrom, and P. Ling. Recursive Blocked Data Formats and BLAS's for Dense Linear Algebra Algorithms. In Applied Parallel Computing Large Scale Scientific and Industrial Problems, Lecture Notes in Computer Science, pages 195-206. Springer Berline / Heidelberg, 1998.
19. E. G. Hallnor and S. K. Reinhardt. A Unified Compressed Memory Hierarchy. In HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 201-212, 2005.
20. R. Hamming. Error Correcting and Error Detecting Codes. Bell Sys. Tech. Journal, 29(4):147-160, 1950.
21. M. Herlihy. A Methodology for Implementing Highly Concurrent Data Structures. In PPOPP '90: Proceedings of the second ACM SIGPLAN symposium on Principles & practice of parallel programming, pages 197-206, 1990.
22. M. Herlihy and J. E. B. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. In ISCA '93: Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 289-300, 1993.
23. C. Kozyrakis, A. Kansal, S. Sankar, and K. Vaid. Server Engineering Insights for Large-Scale Online Services. IEEE Micro, 30:8-19, July 2010.
24. B. C. Lee, R. W. Vuduc, J. W. Demmel, K. A. Yelick, M. de Lorimier, and L. Zhong. Performance Optimizations and Bounds for Sparse Symmetric Matrix-Multiple Vector Multiply. Technical Report UCB/CSD-03-1297, University of California, Berkeley, CA, November 2003.
25. E. A. Lee. The Problem with Threads. Computer, 39(5):33-42, 2006.
26. T. Riegel, C. Fetzer, and P. Felber. Snapshot Isolation for Software Transactional Memory. In In Proceedings of the 1st Workshop on Languages, Compilers, and Hardware Support for Transactional Computing (TRANSACT 06), 2006.
27. P. Saab. Scaling memcached at Facebook. http://www.facebook.com/note.php? note-id=39391378919, Dec 2008.
28. M. Stonebraker and R. Cattell. 10 Rules for Scalable Performance in 'Simple Operation' Datastores. Commun. ACM, 54:72-80, June 2011.
29. R. Vuduc, J. W. Demmel, and K. A. Yelick. OSKI: A Library of Automatically Tuned Sparse Matrix Kernels. In Proceedings of SciDAC 2005, Journal of Physics: Conference Series, June 2005.
30. R. Vuduc, J. W. Demmel, K. A. Yelick, S. Kamil, R. Nishtala, and B. Lee. Performance Optimizations and Bounds for Sparse Matrix-Vector Multiply. In Proceedings of Supercomputing, 2002.
31. C. A. Waldspurger. Memory Resource Management in the VMware ESX Server. In OSDI '02: Proceedings of the 5th Symposium on Operating Systems Design and Implementation, pages 181-194, 2002.
32. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms. In Supercomputing, November 2007.
33. M. Yourst. PTLSim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator. In Proceedings of ISPASS, January 2007.