Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system

Transactions on Architecture and Code Optimization

Volumn 8, Issue 4, 2012, Pages

  Therdsteerasukdi, Kanit ^a   Byun, Gyungsu ^b   Cong, Jason ^a   Chang, M Frank ^a   Reinman, Glenn ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b WEST VIRGINIA UNIVERSITY   (United States)

Author keywords

DRAM; GPU; Memory; Mobile; Power; RF I; Scheduling

Indexed keywords

3D GRAPHICS; COMPUTING SYSTEM; GPU; HIGH-THROUGHPUT; HIGHER RESOLUTION; INTELLIGENT SCHEDULING; LOW-POWER MEMORY; MEMORY SYSTEMS; MOBILE; MULTI-BAND RADIO; POWER; RF-I; SYSTEMS SUPPORT; THROUGHPUT DEGRADATION;

DATA STORAGE EQUIPMENT; LAPTOP COMPUTERS; SCHEDULING; THROUGHPUT;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84857824115     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2086696.2086730     Document Type: Article

References (18)

1. ATTILA, 2011. ATTILA traces. http://attila.ac.upc.edu/traceList/.
2. BYUN, G., KIM, Y., KIM, J., TAM, S., HSIEH, H., WU, P., JOU, C., CONG, J., REINMAN, G., AND CHANG, M. F. 2011. An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using bidirectional and simultaneous dual (baseband and RF-band) signaling. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 488-490.
3. CADENCE, 2011. Cadence Virtuoso Spectre circuit simulator. http://www.cadence.com/products/rf/spectrecircuit/pages/default.aspx
4. CHANG, M. F., VERBAUWHEDE, I., CHIEN, C., XU, Z., KIM, J., KO, J., GU, Q., AND LAI, B. 2005. Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications. In IEEE Trans. Electron Devices 52, 7, 1271-1285. (Pubitemid 41199535)
5. DEL BARRIO, V., GONZALEZ, C., ROCA, J., AND FERNANDEZ, A. 2006. ATTILA: A cycle-level execution-driven simulator for modern GPU architectures. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 231-241. (Pubitemid 44711127)
6. DINIZ, B., GUEDES, D., MEIRA, JR., W., AND BIANCHINI, R. 2007. Limiting the power consumption ofmainmemory. In Proceedings of the 34th International Symposium on Computer Architecture. 290-301.
7. ECKERT, R. E. 2008. Page streams sorter for DRAM systems. Assignee NVIDIA Corporation, United States Patent 7, 376, 803.
8. FAN, X., ELLIS, C., AND LEBECK, A. 2001. Memory controller policies for DRAM power management. In Proceedings of the International Symposium on Low Power Electronics and Design. 129-134. (Pubitemid 32806545)
9. HUANG, H., SHIN, K. G., LEFURGY, C., AND KELLER, T. 2005. Improving energy efficiency by making DRAM less randomly accessed. In Proceedings of the International Symposium on Low Power Electronics and Design. 393-398. (Pubitemid 41731691)
10. KO, J., KIM, J., XU, Z., GU, Q., CHIEN, C., AND CHANG, M. F. 2005. An RF/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (Digest of Technical Papers). 338-602.
11. KUNDERT, K. 1999. Introduction to RF simulation and its application. IEEE J. Solid-State Circuits 34, 9, 1298-1319. (Pubitemid 129594572)
12. MICRON, 2009. Micron. 1Gb: x16, x32 mobile LPDDR SDRAM features. http://www.micron.com/products/dram/mobilelpdram.html
13. MUTLU, O. AND MOSCIBRODA, T. 2008. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM Systems. In Proceedings of the 36th International Symposium on Computer Architecture.
14. MOYA, V., GONZALEZ, C., ROCA, J., FERNANDEZ, A., AND ESPASA, R. 2005. Shader performance analysis on a modern GPU architecture. In Proceedings of the 38th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO '05). 355-364. (Pubitemid 44500150)
15. RIXNER, S., DALLY, W. J., KAPASI, U. J., MATTSON, P., AND OWENS, J. D. 2000. Memory access scheduling. In Proceedings of the 27th International Symposium on Computer Architecture.
16. SHAO, J. AND DAVIS, B. T. 2007. A burst scheduling access reordering mechanism," In Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture. 285-294. (Pubitemid 47208173)
17. WANG, D., GANESH, B., TUAYCHAROEN, N., BAYNES, K., JALEEL, A., AND JACOB, B. 2005. Dramsim: amemory-system simulator. ACM SIGARCH Comput. Architec. News 33, 4, 100-107.
18. ZHENG, H., LIN, J., ZHANG, Z., GORBATOV, E., DAVID, H., AND ZHU, Z. 2008. Mini-rank: AdaptiveDRAM architecture for improving memory power efficiency. In Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture. 210-221.