Selective word reading for high performance and low power processor

Proceedings of the 2011 ACM Research in Applied Computation Symposium, RACS 2011

Volumn , Issue , 2011, Pages 25-30

  Cho, Yun Kyo ^a   Jhang, Seong Tae ^b   Jhon, Chu Shik ^a  

^a Seoul National University   (South Korea)

^b Suwon University   (South Korea)

Author keywords

cache architecture; cache controller; cache memory; low power; selective word; word interleaved cache

Indexed keywords

CACHE ARCHITECTURE; CACHE CONTROLLER; LOW POWER; SELECTIVE WORD; WORD-INTERLEAVED CACHE;

COMPUTER ARCHITECTURE; CONTROLLERS; ENERGY CONSERVATION;

CACHE MEMORY;

EID: 84857307604     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2103380.2103386     Document Type: Conference Paper

References (21)

1. S. Thoziyoor, N. Muralimanohar, and N.P.Jouppi, "CACTI 5.0", Technical Report, HP Laboratory, Oct. 2007.
2. S. Thoziyoor, N. Muralimanohar, J.H.Ahn, and N.P.Jouppi, "CACTI 5.1", Technical Report, HP Laboratories Palo Alto, Apr. 2008.
3. T. V. Kalyan and M. Mutyam, "Word-Interleaved Cache: An Energy efficient Data Cache Architecture", International Symposium on Low Power Electronics and Design, 2008, pp. 265-270.
4. Intel Hompage Pentium 4 Specifications http://ark.intel.com/Product.aspx? id=27510&processor=&s pec-codes=
5. Intel Homepage Xeon 5000 Series Specifications http://www.intel.com/ products/server/processor/xeon5000/in dex.htm#specifications
6. Intel Homepage Xeon E7 Series Specifications http://www.intel.com/ products/server/processor/xeonE7/inde x.htm#specifications
7. D. Brooks, et al., "Wattch: a framework for architectural-level power analysis and optimizations". International Symposium on Computer Architecture, 2000, pp. 83-94.
8. J. Montanaro, et al., "A 160 MHz, 32b 0.5W CMOS RISC microprocessor". International Solid-State Circuits Conference, 1996, pp. 214-215.
9. A. Hasegawa, et al., "SH3: high code density, low power". IEEE Micro, 15(6), 1995, pp. 11-19.
10. B. Cadler, et al., "Predictive sequential associative cache". International Symposium on High Performance Computer Architecture, 1996, pp. 244-253.
11. K. Inoue, et al., "Way-predicting set-associative cache for high performance and low energy consumption". International Symposium on Low Power Electronics and Design, 1999, pp. 273-275.
12. B. Batson and T.N. Vijaykumar. "Reactive-associative caches". International Conference on Parallel Architectures and Compilation Techniques. 2001, pp. 49-60.
13. D. Albonesi, "Selective cache ways: on-demand cache resource allocation". International Symposium on Microarchitecture, 1999, pp. 248-259.
14. C. Zhang, et al., "A way-halting cache for low-energy high-performance systems". ACM Transactions on Architecture and Code Optimization, 2005, pp. 34-54.
15. P. Jung-Wook, et al., "Power-aware deterministic block allocation for low-power way-selective cache structure". International Conference on Computer Design, 2004, pp. 42-47.
16. J. Kin, et al., "The filter cache: an energy efficient memory structure". International Symposium on Microarchitecture, 1999, pp. 184-193.
17. C. Su and A. Despain, "Cache design tradeoffs for power and performance optimizations: a case study". International Symposium on Low Power Electronics and Design, 1995, pp. 63-68.
18. K. Ghose and M.B. Kamble, "Reducing power in superscalar processor caches using sub-banking, multiple line buffers and bit-line segmentation". International Symposium on Low Power Electronics and Design, 1999, pp. 306-315.
19. Y. Chang, et al., "Design and analysis of low-power cache using two-level filter scheme". IEEE Transactions on Very Large Scale Integration Systems, 11(4), 2003, pp. 568-580.
20. E. Gibert, J. Sánchez, A. González. "Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor". IEEE Micro, 2002, pp. 123-133.
21. J. Abella, et al. "Low Vccmin fault-tolerant cache with highly predictable performance". IEEE Micro, 2009, pp. 111-121.