Efficient nested loop pipelining in high level synthesis using polyhedral bubble insertion

2011 International Conference on Field-Programmable Technology, FPT 2011

Volumn , Issue , 2011, Pages

  Morvan, Antoine ^a   Derrien, Steven ^a   Quinton, Patrice ^a  

^a UNIVERSITÉ PARIS SACLAY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE UTILIZATION; HIGH LEVEL SYNTHESIS; INNER LOOPS; ITS EFFICIENCIES; LOOP NESTS; LOOP PIPELINING; NESTED LOOPS; PERFECTLY NESTED LOOPS; PIPELINE LATENCY; POLYHEDRAL MODELS; SOURCE CODES;

EID: 84857204666     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2011.6132715     Document Type: Conference Paper

References (35)

1. M. Graphics, "Catapult-c synthesis," http://www.mentor.com.
2. "Autoesl design technologies," http://www.autoesl.com/.
3. C. Bastoul, "Code Generation in the Polyhedral Model Is Easier Than You Think," in PACT'13 IEEE International Conference on Parallel Architecture and Compilation Techniques, Juan-les-Pins, France, Sep. 2004, pp. 7-16.
4. U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, "PLuTo: A practical and fully automatic polyhedral program optimization system," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. Tucson, AZ: ACM, June 2008.
5. L.-N. Pouchet, C. Bastoul, A. Cohen, and J. Cavazos, "Iterative optimization in the polyhedral model: Part II, multidimensional time," in ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'08). Tucson, Arizona: ACM Press, June 2008, pp. 90-100.
6. K. Muthukumar and G. Doshi, "Software pipelining of nested loops," in Proceedings of the 10th International Conference on Compiler Construction, ser. CC '01. London, UK: Springer-Verlag, 2001, pp. 165-181. [Online] Available: http://portal.acm.org/citation.cfm?id=647477.727775 (Pubitemid 33256386)
7. H. Rong, Z. Tang, R. Govindarajan, A. Douillet, and G. R. Gao, "Single-dimension software pipelining for multidimensional loops," ACM Trans. Archit. Code Optim., vol. 4, March 2007. [Online] Available: http://doi.acm.org/10.1145/1216544.1216550
8. S. Derrien, S. Rajopadhye, and S. Kolay, "Combined instruction and loop parallelism in array synthesis for fpgas," in The 14th International Symposium on System Synthesis. Proceedings., 2001, pp. 165-170. (Pubitemid 32951025)
9. J. Teich, L. Thiele, and L. Z. Zhang, "Partitioning processor arrays under resource constraints," VLSI Signal Processing, vol. 17, no. 1, pp. 5-20, 1997. (Pubitemid 127510042)
10. M. W. Benabderrahmane, L.-N. Pouchet, A. Cohen, and C. Bastoul, "The polyhedral model is more widely applicable than you think," in Compiler Construction. Springer, 2010, pp. 283-303.
11. J. F. Collard, D. Barthou, and P. Feautrier, "Fuzzy array dataflow analysis," in Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming. ACM, 1995, pp. 92-101.
12. P. Feautrier, "Dataflow analysis of array and scalar references," International Journal of Parallel Programming, vol. 20, no. 1, pp. 23-53, 1991.
13. -, "Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time," International Journal of Parallel Programming, vol. 21, no. 6, pp. 389-420, 1992.
14. F. Quilleŕe, S. Rajopadhye, and D. Wilde, "Generation of efficient nested loops from polyhedra," International Journal of Parallel Programming, vol. 28, pp. 469-498, 2000. [Online] Available: http://dx.doi.org/10.1023/A:1007554627716
15. W. Kelly, W. Pugh, and E. Rosser, "Code generation for multiple mappings," pp. 332-341, February 1995.
16. P. Boulet and P. Feautrier, "Scanning Polyhedra without Do-loops," in PACT '98: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques. Washington, DC, USA: IEEE Computer Society, 1998, p. 4.
17. A.-C. Guillou, P. Quinton, and T. Risset, "Hardware Synthesis for Multi-Dimensional Time," in ASAP. IEEE Computer Society, 2003, pp. 40-50.
18. A. Turjan, B. Kienhuis, and E. F. Deprettere, "Classifying interprocess communication in process network representation of nested-loop programs," ACM Transactions on Embedded Computing Systems (TECS), vol. 6, no. 2, 2007.
19. S. Verdoolaege, R. Seghir, K. Beyls, V. Loechner, and M. Bruynooghe, "Counting Integer Points in Parametric Polytopes Using Barvinok's Rational Functions," Algorithmica, vol. 48, no. 1, pp. 37-66, 2007. (Pubitemid 47136628)
20. P. Feautrier, "Parametric integer programming," RAIRO Recherche oṕerationnelle, vol. 22, no. 3, pp. 243-268, 1988.
21. S. Verdoolaege, Integer Set Library: Manual, 2010. [Online] Available: http://www.kotnet.org/skimo/isl/manual.pdf
22. D. Wilde, "A library for doing polyhedral operations," IRISA, Tech. Rep., 1993.
23. The Gecos Source to Source Compiler Infrastructure. [Online] Available: http://gecos.gforge.inria.fr/
24. S. Verdoolaege, "ISL: An Integer Set Library for the Polyhedral Model," in ICMS, ser. Lecture Notes in Computer Science, K. Fukuda, J. van der Hoeven, M. Joswig, and N. Takayama, Eds., vol. 6327. Springer, 2010, pp. 299-302.
25. P. Feautrier, "Some efficient solutions to the affine scheduling problem. I. One-dimensional time," International journal of parallel programming, vol. 21, no. 5, pp. 313-347, 1992. (Pubitemid 23705312)
26. Automatic Generation of FPGA-Specific Pipelined Accelerators, Mars 2011.
27. S. Verdoolaege, Handbook of Signal Processing Systems, 1st ed. Heidelberg, Germany: Springer, 2004, ch. Polyhedral process networks.
28. C. Zissulescu, B. Kienhuis, and E. F. Deprettere, "Increasing Pipelined IP Core Utilization in Process Networks Using Exploration," in FPL, ser. Lecture Notes in Computer Science, J. Becker, M. Platzner, and S. Vernalde, Eds., vol. 3203. Springer, 2004, pp. 690-699.
29. M. S. Lam, "Software Pipelining: An Effective Scheduling Technique for VLIW Machines," in PLDI, 1988, pp. 318-328.
30. H.-S. Yun, J. Kim, and S.-M. Moon, "Time optimal software pipelining of loops with control flows," International Journal of Parallel Programming, vol. 31, pp. 339-391, 2003, 10.1023/A:1027387028481. [Online] Available: http://dx.doi.org/10.1023/A:1027387028481
31. C. Akturan and J. M. F., "Caliber: a software pipelining algorithm for clustered embedded vliw processors," in Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, ser. ICCAD '01. Piscataway, NJ, USA: IEEE Press, 2001, pp. 112-118. [Online] Available: http://dl.acm.org/citation.cfm?id=603095.603118 (Pubitemid 33148946)
32. M. Fellahi and A. Cohen, "Software Pipelining in Nested Loops with Prolog-Epilog Merging," in HiPEAC, ser. Lecture Notes in Computer Science, A. Seznec, J. S. Emer, M. F. P. O'Boyle, M. Martonosi, and T. Ungerer, Eds., vol. 5409. Springer, 2009, pp. 80-94.
33. M. T. O'Keefe and H. G. Dietz, "Loop Coalescing and Scheduling for Barrier MIMD Architectures," IEEE Trans. Parallel Distrib. Syst., vol. 4, pp. 1060-1064, September 1993. [Online] Available: http://portal.acm.org/ citation.cfm?id=628913.629222
34. C. Bastoul and P. Feautrier, "Adjusting a program transformation for legality," Parallel processing letters, vol. 15, no. 1, pp. 3-17, Mar. 2005, classement CORE : U. (Pubitemid 41144016)
35. N. Vasilache, A. Cohen, and L.-N. Pouchet, "Automatic correction of loop transformations," in Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, ser. PACT '07. Washington, DC, USA: IEEE Computer Society, 2007, pp. 292-304. [Online] Available: http://dx.doi.org/10.1109/PACT.2007.17