Software pipelining of nested loops

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2027, Issue , 2001, Pages 165-181

  Muthukumar, Kalyan ^a   Doshi, Gautam ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; ITERATIVE METHODS; PIPELINES; PROLOG (PROGRAMMING LANGUAGE);

INSTRUCTION LEVEL PARALLELISM; NESTED LOOPS; NOVEL METHODS; OPTIMIZING COMPILERS; SOFTWARE PIPELINE; SOFTWARE PIPELINING; STAGE CONTROL; THREE PHASIS;

PROGRAM COMPILERS;

EID: 84958962354     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45306-7_12     Document Type: Conference Paper

References (17)

1. Aiken, A., Nicolau, A.: Optimal Loop Parallelization. Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementa- tion, June, (1988), 308-317
2. Allan, Vicki H., Jones, Reese B., Lee, Randall M., Allan, Stephen J.: Software Pipelining. ACM Computing Surveys, 27, No. 3, September (1995) 367-432
3. Banerjee, U.: Dependence Analysis for Supercomputing. Kluwer Academic Pub- lishers, Boston, MA, (1993)
4. Charlesworth, A.: An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family. IEEE Computer, Sept. (1981).
5. Dehnert, J. C., Hsu, P. Y., Bratt, J. P.: Overlapped Loop Support in the Cydra5. Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, April, (1989), 26-38
6. Ebcioglu, K.: A Compilation Technique for Software Pipelining of Loops with Con- ditional Jumps. Proceedings of the 20th Annual Workshop on Microprogramming and Microarchitecture", Dec. (1987), 69-79
7. Eisenbeis, C., et al: A New Fast Algorithm for Optimal Register Allocation in Modulo Scheduled Loops. INRIA TR-RR3337, January (1998)
8. Huck, J., et al: Introducing the IA-64 Architecture. IEEE Micro, 20, Number 5, Sep/Oct (2000)
9. Intel Corporation: IA-64 Architecture Software Developer's Manual. Santa Clara, CA, April 2000
10. Lam, M. S.: Software Pipelining: An Efiective Scheduling Technique for VLIW Machines. Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation, June, 1988, 318-328
11. Mahlke, S. A., Chen, W. Y., Hwu W. W., Rau, B. R., Schlansker, M. S.: Sentinel Scheduling for Superscalar and VLIW Processors. Proceedings of the 5th Inter- national Conference on Architectural Support for Programming Languages and Operating Systems, Oct, (1992), 238-247
12. Mahlke, S. A., Hank, R. E., McCormick, J.E., August, D. I., Hwu, W. W.: A Com- parison of Full and Partial Predicated Execution Support for ILP Processors. Pro- ceedings of the 22nd International Symposium on Computer Architecture, June, (1995), 138-150
13. Rau, B. R., Glaeser, C. D.: Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing. Proceedings of the 20th Annual Workshop on Microprogramming and Microarchitecture, Oct, (1981), 183-198
14. Rau, B. R.: Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops. MICRO-27, (1994), 63-74
15. Rau, B. R, Schlansker, M. S., Tirumalai, P. P.: Code Generation Schema for Modulo Scheduled Loops. MICRO-25, (1992), 158-169
16. Ruttenberg, J., Gao, G. R., Stoutchinin, A., Lichtenstein, W.: Software Pipelining Showdown: Optimal vs. Heuristic Methods in a Production Compiler. Proceedings of the ACM SIGPLAN 96 Conference on Programming Language Design and Im- plementation, May, (1996), 1-11
17. Wolfe, M.: High-Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, CA, (1996)