Divergence analysis and optimizations

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2011, Pages 320-329

  Coutinho, Bruno ^a   Sampaio, Diogo ^a   Pereira, Fernando Magno Quintão ^a   Meira Jr , Wagner ^a  

^a FEDERAL UNIVERSITY OF MINAS GERAIS   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DEVELOPERS; AUTOMATIC OPTIMIZATION; COMPILER OPTIMIZATIONS; COMPUTATIONAL POWER; CONDITIONAL BRANCH; EXECUTION MODEL; GENE SEQUENCING; GPU PROGRAMMING; OPEN-SOURCE; PROCESSING ELEMENTS; PROGRAM VARIABLES; QUICKSORT; RODINIA; SIMD MACHINES; SINGLE INSTRUCTION MULTIPLE DATA; SYNCHRONIZATION POINTS;

GENES; OPTIMIZATION; PARALLEL ARCHITECTURES; PROGRAM TRANSLATORS; STATIC ANALYSIS;

PROGRAM COMPILERS;

EID: 84856530584     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2011.63     Document Type: Conference Paper

References (39)

1. Norma E. Abel, Paul P. Budnik, David J. Kuck, Yoichi Muraoka, Robert S. Northcote, and Robert B. Wilhelmson. TRANQUIL: a language for an array processing computer. In AFIPS, pages 57-73. ACM, 1969.
2. Andrew W. Appel and Jens Palsberg. Modern Compiler Implementation in Java. Cambridge University Press, 2nd edition, 2002.
3. Sara S. Baghsorkhi, Matthieu Delahaye, Sanjay J. Patel, William D. Gropp, and Wen-mei W. Hwu. An adaptive performance modeling tool for GPU architectures. In PPoPP, pages 105-114. ACM, 2010.
4. Guy Blelloch and Siddhartha Chatterjee. Vcode: A data-parallel intermediate language. In FMPC, pages 471-480. ACM, 1990.
5. Luc Bougé and Jean-Luc Levaire. Control structures for data-parallel SIMD languages: semantics and implementation. Future Generation Computer Systems, 8(4):363-378, 1992. (Pubitemid 23556759)
6. W.J. Bouknight, Stewart A. Denenberg, David E. McIntyre, J. M. Randall, Amed H. Sameh, and Daniel L. Slotnick. The Illiac IV system. Proceedings of the IEEE, 60(4):369-388, 1972.
7. Klaus Brockmann and Rolf Wanka. Efficient oblivious parallel sorting on the MasPar MP-1. ICSS, 1:200, 1997.
8. Daniel Cederman and Philippas Tsigas. GPU-quicksort: A practical quicksort algorithm for graphics processors. Journal of Experimental Algorithmics, 14(1):4-24, 2009.
9. Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer, Sang-Ha Lee, and Kevin Skadron. Rodinia: A benchmark suite for heterogeneous computing. In IISWC, pages 44-54. IEEE, 2009.
10. Sylvain Collange, David Defour, and Yao Zhang. Dynamic detection of uniform and affine vectors in GPGPU computations. In HPPC, pages 46-55. Springer, 2009.
11. Bruno Coutinho, Diogo Sampaio, Fernando Magno Quintao Pereira, and Wagner Meira Jr. Performance debugging of GPGPU applications with the divergence map. In SBAC-PAD, pages 33-40. IEEE, 2010.
12. Ron Cytron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. Efficiently computing static single assignment form and the control dependence graph. TOPLAS, 13(4):451-490, 1991.
13. Gregory Diamos, Andrew Kerr, Sudhakar Yalamanchili, and Nathan Clark. Ocelot, a dynamic optimization framework for bulk-synchronous applications in heterogeneous systems. In PACT, pages 354-364, 2010.
14. T Endo and S Matsuoka. Massive supercomputing coping with heterogeneity of modern accelerators. In IPDPS, pages 1-10. IEEE, 2008.
15. Craig A. Farrell and Dorota H. Kieronska. Formal specification of parallel SIMD execution. Theo. Comp. Science, 169(1):39-65, 1996. (Pubitemid 126412425)
16. Jeanne Ferrante, Karl J. Ottenstein, and Joe D. Warren. The program dependence graph and its use in optimization. TOPLAS, 9(3):319-349, 1987. (Pubitemid 17641083)
17. Michael J. Flynn. Some computer organizations and their effectiveness. IEEE Trans. Comput., C-21:948+, 1972.
18. Wilson W. L. Fung, Ivan Sham, George Yuan, and Tor M. Aamodt. Dynamic warp formation and scheduling for efficient GPU control flow. In MICRO, pages 407-420. IEEE, 2007.
19. Michael Garland and David B. Kirk. Understanding throughput-oriented architectures. Commun. ACM, 53:58-66, 2010.
20. Mark Harris. The parallel prefix sum (scan) with CUDA. Technical Report Initial release on February 14, 2007, NVIDIA, 2008.
21. Ken Kennedy and Kathryn S. McKinley. Loop distribution with arbitrary control flow. In Supercomputing, pages 407-416. IEEE, 1990. (Pubitemid 21675251)
22. Andrew Kerr, Gregory F. Diamos, and Sudhakar Yalamanchili. A characterization and analysis of PTX kernels. In IISWC, pages 3-12. IEEE, 2009.
23. R. Keryell, Ph. Materat, and N. Paris. POMP, or how to design a massively parallel machine with small developments. In PARLE, pages 83-100. Springer, 1991.
24. Sun-Yuan Kung, K. S. Arun, R. J. Gal-Ezer, and D. V. Bhaskar Rao. Wavefront array processor: Language, architecture, and applications. IEEE Trans. Comput., 31:1054-1066, 1982. (Pubitemid 13478801)
25. Chris Lattner and Vikram S. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO, pages 75-88. IEEE, 2004.
26. Duncan H. Lawrie, T. Layman, D. Baer, and J. M. Randal. Glypnir-a programming language for Illiac IV. Commun. ACM, 18(3):157-164, 1975.
27. David W. Mount. Bioinformatics: Sequence and Genome Analysis. Cold Sprint Harbor Laboratory Press, 1st edition, 2004.
28. John Nickolls and William J. Dally. The GPU computing era. IEEE Micro, 30:56-69, 2010.
29. John Nickolls and David Kirk. Graphics and Computing GPUs. Computer Organization and Design, (Patterson and Hennessy), chapter A, pages A.1 - A.77. Elsevier, 4th edition, 2009.
30. Karl J. Ottenstein, Robert A. Ballance, and Arthur B. MacCabe. The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages. In PLDI, pages 257-271. ACM, 1990.
31. Fernando M. Q. Pereira, 2011. http://divmap.wordpress.com/.
32. R. H. Perrot. A language for array and vector processors. TOPLAS, 1:177-195, 1979.
33. Larry Seiler, Doug Carmean, Eric Sprangle, Tom Forsyth, Michael Abrash, Pradeep Dubey, Stephen Junkins, Adam Lake, Jeremy Sugerman, Robert Cavin, Roger Espasa, Ed Grochowski, Toni Juan, and Pat Hanrahan. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 27(3):1-15, 2008.
34. Jaewook Shin. Introducing control flow into vectorized code. In PACT, pages 280-291. IEEE, 2007.
35. Temple F. Smith and Michael S. Waterman. Identification of common molecular subsequences. Journal of Molecular Biology, 147(1):195-197, 1981.
36. John A. Stratton, Vinod Grover, Jaydeep Marathe, Bastiaan Aarts, Mike Murphy, Ziang Hu, and Wen-mei W. Hwu. Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs. In CGO, pages 111-119. IEEE, 2010.
37. Ross Tate, Michael Stepp, Zachary Tatlock, and Sorin Lerner. Equality saturation: a new approach to optimization. In POPL, pages 264-276. ACM, 2009.
38. Mark Weiser. Program slicing. In ICSE, pages 439-449. IEEE, 1981.
39. Eddy Z. Zhang, Yunlian Jiang, Ziyu Guo, Kai Tian, and Xipeng Shen. On-the-fly elimination of dynamic irregularities for GPU computing. In ASPLOS, pages 369-380. ACM, 2011.