5-V buck converter using 3.3-V standard CMOS process with adaptive power transistor driver increasing efficiency and maximum load capacity

IEEE Transactions on Power Electronics

Volumn 27, Issue 1, 2012, Pages 463-471

  Nam, Hyunseok ^a   Ahn, Youngkook ^a   Roh, Jeongjin ^a  

^a Hanyang University   (South Korea)

Author keywords

Adaptive power transistor driver; Cascode power transistor; Conduction loss; Dc dc converter; Maximum allowable voltage

Indexed keywords

BUCK CONVERTERS; CASCODE; CHIP SIZES; CMOS PROCESSS; CONDUCTION LOSS; DRIVING VOLTAGES; GATE OXIDE; LOAD CURRENTS; MAXIMUM LOAD CAPACITY; POWER TRANSISTORS; STANDARD CMOS PROCESS; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; CONVERSION EFFICIENCY; DC POWER TRANSMISSION; EFFICIENCY; MOS DEVICES; POWER ELECTRONICS; TRANSISTORS;

DC-DC CONVERTERS;

EID: 83655172890     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2010.2091287     Document Type: Article

References (21)

1. S.-C. Lin and K. Banerjee, "A design-specific and thermally-aware methodology for trading-off power and performance in leakage-dominant CMOS technologies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 11, pp. 1488-1498, Nov. 2008.
2. J. Kawa, "Low power and power management for CMOS-An EDA perspective," IEEE Trans. Electron. Devices, vol. 55, no. 1, pp. 186-196, Jan. 2008.
3. K. Zhang, F. Hamzaoglu, and W. Yih, "Low-power SRAMs in nanoscale CMOS technologies," IEEE Trans. Electron. Devices, vol. 55, no. 1, pp. 145-151, Jan. 2008.
4. M.-C. Chang, C.-S. Chang, C.-P. Chao, K.-I. Goto, M. Ieong, L.-C. Lu, and C. H. Diaz, "Transistor-and circuit-design optimization for low-power CMOS," IEEE Trans. Electron. Devices, vol. 55, no. 1, pp. 84-95, Jan. 2008.
5. A.-J. Annema, G. J. G.M. Geelen, and P. C. de Jong, "5.5-V I/O in a 2.5-V 0.25-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 528-538, Mar. 2001. (Pubitemid 32302995)
6. K. Bult, "Broadband communication circuits in pure digital deep submicron CMOS," in Proc. Tech. Dig. Papers Int. Solid-State Circuits Conf., Feb. 1999, pp. 76-77.
7. M. Hargrove, S. Crowder, E. Nowak, R. Logan, L. K. Han, H. Ng, A. Ray, D. Sinitsky, P. Smeys, F. Guarin, J. Oberschmidt, E. Crabbe, D. Yee, and L. Su, "High-performance sub-0.08 μm CMOS with dual gate oxide and 9.7 ps inverter delay," in Proc. Int. Electon. Devices Meeting, Dec. 1998, pp. 627-630.
8. S. Poon, C. Atwell, C. Hart, D. Kolar, C. Lage, and B. Yeargain, "A versatile 0.25 micron CMOS technology," in Proc. Int. Electron. Devices Meeting, Dec. 1998, pp. 751-754.
9. H. Ballan and M.Declercq, High Voltage Devices and Circuits in Standard CMOS Technologies. Dordrecht, The Netherlands: Kluwer, 1999.
10. M. Hammes, C. Kranz, D. Seippel, J. Kissing, and A. Leyk, "Evolution on SOC integration: GSM baseband-radio in 0.13 μm CMOS extended by fully integrated power management unit," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 236-245, Jan. 2008.
11. J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4-μA quiescentcurrent dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
12. P. Hazucha, S. T. Moon, G. Schrom, F. Paillet, D. Gardner, S. Rajapandian, and T. Karnik, "High voltage tolerant linear regulator with fast digital control for biasing of integrated DC-DC converters," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 66-73, Jan. 2007. (Pubitemid 46103870)
13. H. Nam, I. Kim, Y. Ahn, and J. Roh, "DC-DC switching converter with positive and negative outputs for active-matrix LCD bias," IET Circuits, Devices Syst., vol. 4, no. 2, pp. 138-146, Mar. 2010.
14. T. Hashimoto, T. Uno, M. Shiraishi, T. Kawashima, N. Akiyama, N. Matsuura, and H. Akagi, "A Cu-plate-bonded system-in-package (SiP) with lowspreading resistance of topside electrodes for voltage regulators," IEEE Trans. Power Electron., vol. 25, no. 9, pp. 2310-2319, Sep. 2010.
15. C. M. Tan and S. K. Mazumder, "Design of a hybrid controller ASIC for a VRM using a 90-nm CMOS process," IEEE Trans. Power Electron., vol. 24, no. 9, pp. 2219-2230, Sep. 2009.
16. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, W. G. Dunford, and P.R. Palmer, "Afully integrated 660MHzlow-swing energy-recycling DC-DC converter," IEEE Trans. Power Electron., vol. 24, no. 6, pp. 1475-1485, Jun. 2009.
17. W.-R. Liou, M.-L. Yeh, and Y. L. Kuo, "A high efficiency dual-mode buck converter IC for portable applications," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 667-677, Mar. 2008. (Pubitemid 351460509)
18. F.-F. Ma, W.-Z. Chen, and J.-C. Wu, "A monolithic current-mode buck converter with advanced control and protection circuits," IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1836-1846, Sep. 2007. (Pubitemid 47423058)
19. T.-J. Tai and K.-H. Chen, "Switching loss calculation (SLC) and positive/ negative slope compensation dynamic droop scaling (PNC-DDS) technique for high-efficiency multiple-input-single-output (MISO) systems," IEEE Trans. Power Electron., vol. 24, no. 5, pp. 1386-1398, May 2009.
20. J. Sun, M. Xu, Y. Ren, and F. C. Lee, "Light-load efficiency improvement for buck voltage regulators," IEEE Trans. Power Electron., vol. 24, no. 3, pp. 742-751, Mar. 2009.
21. S. Rajapandian, K. L. Shepard, P. Hazucha, and T. Karnik, "High-voltage power delivery through charge recycling," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1400-1410, Jun. 2006. (Pubitemid 44143876)