A Multistage Amplifier Technique with Embedded Frequency Compensation

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 3, 1999, Pages 339-347

  Ng, Hiok Tiaq ^a,d,e,f,g,h   Ziazadeh, Ramsin M ^b,c,i,j,k   Allstot, David J ^a,i,l,m  

^a Arizona State University   (United States)

^b Oregon State University   (United States)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

^d WHITMAN COLLEGE   (United States)

^e CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^f CARNEGIE MELLON UNIVERSITY   (United States)

^g ARIZONA STATE UNIVERSITY   (United States)

^h Mixed Sign Des Engineer Texas I   (United States)

ⁱ OREGON STATE UNIVERSITY   (United States)

^j HEWLETT PACKARD COMPANY   (United States)

^k TEKTRONIX INC   (United States)

^l UNIVERSITY OF PORTLAND   (United States)

^m UNIVERSITY OF CALIFORNIA   (United States)

more..

Author keywords

Frequency compensation; Multistage amplifiers; Operations amplifier design

Indexed keywords

AMPLIFICATION; CASCADE CONNECTIONS; CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; MATHEMATICAL MODELS;

EMBEDDED FREQUENCY COMPENSATION;

OPERATIONAL AMPLIFIERS;

EID: 0033097422     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.748185     Document Type: Article

References (19)

1. G. E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, pp. 114-117, Apr. 1965.
2. _, "Cramming more components onto integrated circuits," Proc. IEEE, vol. 86, pp. 82-85, Jan. 1998.
3. E. A. Vittoz, "Low-power design: Ways to approach the limits," in Proc. IEEE Int. Solid-State Circuits Conf., 1994, pp. 14-18.
4. C. Hu, "Future CMOS scaling and reliability," Proc. IEEE, vol. 81, pp. 682-689, May 1993.
5. E. M. Cherry, "A new result in negative feedback theory, and its application to audio power amplifiers," Int. J. Circuit Theory, vol. 6, pp. 265-288, July 1978.
6. _, "Feedback systems," U.S. Patent 4 243 943, Jan. 6, 1981.
7. B. J. Hosticka, "Improvement of the gain of MOS amplifiers," IEEE J. Solid-State Circuits, vol. SC-14, pp. 1111-1114, Dec. 1979.
8. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
9. J. E. Solomon, "The monolithic op amp: A tutorial study," IEEE J. Solid-State Circuits, vol. SC-9, pp. 314-332, Dec. 1974.
10. W. C. Black, D. J. Allstot, and R. A. Reed, "A high performance low power CMOS channel filter," IEEE J. Solid-State Circuits, vol. SC-15, pp. 929-938, Dec. 1980.
11. H. C. Yang and D. J. Allstot, "Considerations for fast settling operational amplifiers," IEEE Trans. Circuits Syst., vol. 37, pp. 326-334, Mar. 1990.
12. W.-H. Ki, L. Der, and S. Lam, "Re-examination of pole splitting of a generic single stage amplifier," IEEE Trans. Circuits Syst. I, vol. 44, pp. 70-74, Jan. 1997.
13. J. H. Huijsing, "Multi-stage amplifier with capacitive nesting for frequency compensation," U.S. Patent 4 559 502, Dec. 17, 1985.
14. S. Pernici, G. Nicollini, and R. Castello, "A CMOS Low-distortion fully differential power amplifier with double nested miller compensation," IEEE J. Solid-State Circuits, vol. 28, pp. 758-763, July 1993.
15. K.-J. de Langen, R. G. H. Eschauzier, G. J. A. van Dijk, and J. H. Huijsing, "A 1-GHz bipolar class-AB operational amplifier with multipath nested Miller compensation for 76-dB gain," IEEE J. Solid-State Circuits, vol. 32, pp. 488-498, Apr. 1997.
16. R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure," IEEE J. Solid-State Circuits, vol. 27, pp. 1709-1717, Dec. 1992.
17. m-C compensation," IEEE J. Solid-State Circuits, vol. 32, pp. 2000-2011, Dec. 1997.
18. H. C. Yang and D. J. Allstot, "Modified modeling of Miller compensation for two-stage operational amplifiers," in Proc. IEEE Int. Symp. Circuits and Systems, 1991, pp. 2557-2560.
19. K. E. Brehmer and J. A. Fisher, "Compensated amplifier having polezero tracking," U.S. Patent 4 458 212, July 3, 1984.