Parametric timing analysis

LCTES 2001 - Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems

Volumn , Issue , 2001, Pages 88-93

  Vivancos, Emilio ^a   Healy, Chistopher ^b   Mueller, Frank ^c   Whalley, David ^d  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b FURMAN UNIVERSITY   (United States)

^c LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

^d Florida State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; PROGRAM COMPILERS; PROGRAM PROCESSORS; SCHEDULING; TIMING CIRCUITS;

DYNAMIC SCHEDULING; NUMBER OF ITERATIONS; REAL TIME CONSTRAINTS; REAL TIME PROGRAMS; REAL-TIME EMBEDDED SYSTEMS; STATIC SCHEDULING; STATIC TIMING ANALYSIS; WORST-CASE EXECUTION TIME;

REAL TIME SYSTEMS;

EID: 80455146437     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/384197.384230     Document Type: Conference Paper

References (21)

1. N. Al-Yaqoubi, Reducing Timing Analysis Complexity by Partitioning Control Flow, Masters Project, Florida State University, Tallahassee, FL (1997).
2. R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding Worst-Case Instruction Cache Performance," Proceedings of the Fifteenth IEEE Real-Time Systems Symposium, pp. 172-181 (December 1994).
3. M. E. Benitez and J. W. Davidson, "A Portable Global Optimizer and Linker," Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 329-338 (June 1988).
4. G. Bernat and A. Burns, "An Approach to Symbolic Worst-Case Execution Time Analysis," 25th IFAC Workshop on Real-Time Programming, (May, 2000).
5. R. Chapman, A. Burns, and A. Wellings, "Combining Static Worst-Case Timing Analysis and Program Proof," Real-Time Systems 11(2) pp. 145-171 (1996).
6. J. Engblom and A. Ermedahl, "Modeling Complex Flows for Worst-Case Execution Time Analysis," Proceedings of the IEEE Real-Time Systems Symposium, (November 2000).
7. M. G. Harmon, T. P. Baker, and D. B. Whalley, "A Retargetable Technique for Predicting Execution Time," Proceedings of the Thirteenth IEEE Real-Time Systems Symposium, pp. 68-77 (December 1992).
8. C. Healy, M. Sjödin, V. Rustagi, D. Whalley, and R. van Engelen, "Supporting Timing Analysis by Automatic Bounding of Loop Iterations," Real-Time Systems, pp. 121-148 (May 2000).
9. C. A. Healy, M. Sjödin, V. Rustagi, and D. B. Whalley, "Bounding Loop Iterations for Timing Analysis," Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 12-21 (June 1998).
10. C. A. Healy and D. B. Whalley, "Tighter Timing Predictions by Automatic Detection and Exploitation of Value-Dependent Constraints," Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 79-88 (June 1999).
11. C. A. Healy, D. B. Whalley, and M. G. Harmon, "Integrating the Timing Analysis of Pipelining and Instruction Caching," Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 288-297 (December 1995).
12. Y. Hur, Y. H. Bae, S. S. Lim, S. K. Kim, B. D. Rhee, S. L. Min, C. Y. Park, H. Shin, and C. S. Kim, "Worst Case Timing Analysis of RISC Processors: R3000/R3010 Case Study," Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 308-321 (December 1995).
13. S. Kim, S. L. Min, and R. Ha, "Efficient Worst-Case Timing Analysis of Data Caching," Proceedings of the IEEE Real-Time Technology and Applications Symposium, (June 1996).
14. L. Ko, C. Healy, E. Ratliff, R. Arnold, D. Whalley, and M. Harmon, "Supporting the Specification and Analysis of Timing Constraints," Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 170-178 (June 1996).
15. Y. Li, S. Malik, and A. Wolfe, "Cache Modeling for Real-Time Software: Beyond Direct Mapped Instruction Caches," Proceedings of the IEEE Real-Time Systems Symposium, pp. 254-263 (December 1996).
16. Y. S. Li, S. Malik, and A. Wolfe, "Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software," Proceedings of the Sixteenth IEEE Real- Time Systems Symposium, pp. 298-307 (December 1995).
17. S. S. Lim, Y. H. Bae, G. T. Jang, B. D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim, "An Accurate Worst Case Timing Analysis Technique for RISC Processors," Proceedings of the Fifteenth IEEE Real-Time Systems Symposium, pp. 97-108 (December 1994).
18. C. Y. Park, "Predicting Program Execution Times by Analyzing Static and Dynamic Program Paths," Real- Time Systems 5(1) pp. 31-61 (March 1993).
19. P. Puschner and C. Koza, "Calculating the Maximum Execution Time of Real-Time Programs," Real-Time Systems 1(2) pp. 159-176 (September 1989).
20. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, "Timing Analysis for Data Caches and Set-Associative Caches," Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 192-202 (June 1997).
21. N. Zhang, A. Burns, and M. Nicholson, "Pipelined Processors and Worst Case Execution Times," Real- Time Systems 5(4) pp. 319-343 (October 1993).