An amplitude resolution improvement of an RF-DAC employing pulsewidth modulation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 11, 2011, Pages 2590-2603

  Park, Min ^a   Perrott, Michael H ^b   Staszewski, Robert Bogdan ^c  

^a MAXIM INTEGRATED PRODUCTS   (United States)

^b KHALIFA UNIVERSITY   (United Arab Emirates)

^c DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Amplitude modulation (AM); Enhanced data rate for GSM evolution (EDGE); envelope modulation; polar transmitter; pulsewidth modulation (PWM); RF DAC

Indexed keywords

AMPLITUDE MODULATION; CMOS INTEGRATED CIRCUITS; TIME DOMAIN ANALYSIS; TRANSMITTERS;

AMPLITUDE MODULATORS; DATA RATES; POLAR TRANSMITTER; PROPOSED ARCHITECTURES; QUANTIZATION NOISE; RESOLUTION IMPROVEMENT; RF-DAC; TIME-DOMAIN TECHNIQUE;

PULSE WIDTH MODULATION;

EID: 80255123362     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2143030     Document Type: Article

References (13)

1. R. Staszewski, J.Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S.Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and transmitter for mobile phones," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, Dec. 2005.
2. J. Mehta, R. B. Staszewski, O. Eliezer, S. Rezeq, K. Waheed, M. Entezari, G. Feygin, S. Vemulapalli, V. Zoicas, C.-M. Hung, N. Barton, I. Bashir, K. Maggio, M. Frechette, M.-C. Lee, J. Wallberg, P. Cruise, and N. Yanduru, "A 0.8 mm all-digital SAW-less polar transmitter in 65 nm EDGE SoC," in Proc. of IEEE Solid-State Circuits Conf., Feb. 2010, pp. 58-59.
3. A. Jerng and C. G. Sodini, "A wideband δσ Digital-RF modulator for high data rate transmitters," IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1710-1722, Aug. 2007. (Pubitemid 47171132)
4. P. Eloranta, P. Seppinen, S. Kallioinen, T. Saarela, and A. Pärssinen, "A multimode transmitter in 0.13 m CMOS using direct-digital RF modulator," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2774-2784, Dec. 2007.
5. R. B. Staszewski, "Digital Deep-Submicron CMOS Frequency Synthesis for RF Wireless Applications," Ph.D. dissertation, Univ. Texas, Dallas, Aug. 2002.
6. M. Park, M.H. Perrott, and R. B. Staszewski, "A time-domain resolution improvement of an RF-DAC," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 7, pp. 517-521, Jul. 2010.
7. S. E. Meninger and M.H. Perrott, "A fractional-N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 839-849, Nov. 2003.
8. M. Nielsen and T. Larsen, "An RF pulse width modulator for switchmode power amplification of varying envelope signals," in Proc. Silicon Monolithic Integr. Circuits RF Syst. Top. Meet., Jan. 2007, pp. 277-280. (Pubitemid 47133537)
9. R. B. Staszewski, D. Leipold, and P. T. Balsara, "Just-in-Time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 887-892, Nov. 2003.
10. M. Perrott, Cppsim Behavior Simulator Package [Online]. Available: http://www.cppsim.com
11. M. Park, Behavioral Simulation of an Amplitude Resolution Improvement for an RF-DAC Employing PWM Scheme [Online]. Available: http://www.cppsim.com/ tutorials.html
12. J. Mehta, V. Zoicas, O. Eliezer, R. B. Staszewsk, S. Rezeq, M. Entezari, and P. T. Balsara, "An efficient linearization scheme for a digital polar EDGE transmitter," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 3, pp. 193-197, Mar. 2010.
13. M. Perrott, "Fast and accurate behavioral simulation of fractional-n frequency synthesizers and other pll/dll circuits," in Proc. 39th Design Autom. Conf., 2002, pp. 498-503.