A wideband ΔΣdigital-RF modulator for high data rate transmitters

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 8, 2007, Pages 1710-1722

  Jerng, Albert ^a,b,c   Sodini, Charles G ^a,b  

^a IEEE   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^c BROADCOM CORPORATION   (United States)

Author keywords

Delta sigma; Digital IF; DRFC; OFDM; Quadrature modulator; Software radio; Wideband

Indexed keywords

ADAPTIVE MODULATION SCHEMES; DRFC; QUADRATURE MODULATORS; SOFTWARE RADIO;

BANDPASS FILTERS; BROADBAND NETWORKS; CMOS INTEGRATED CIRCUITS; DATA COMMUNICATION SYSTEMS; FREQUENCY BANDS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; SPURIOUS SIGNAL NOISE;

MODULATORS;

EID: 34547449631     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.900255     Document Type: Conference Paper

References (22)

1. High Rate Ultra Wideband PHY and MAC Standard, ECMA-368, Dec. 2005 [Online]. Available: www.ecma-inter.national.org
2. W. Schofield, D. Mercer, and L. S. Onge, "A 16 b 400 MS/s DAC with < - 160 dBm/Hz noise power spectral density," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 126-127.
3. F. Rezzi, I. Bietti, M. Cazzaniga, and R. Castello, "A 70-mW seventh-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalization," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1987-1998, Dec. 1997.
4. S. Luschas, R. Schreier, and H. Lee, "Radio frequency digital-to-analog converter," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1462-1467, Sep. 2004.
5. P. Eloranta and P. Seppinen, "Direct-digital RF modulator IC in 0.13 μm CMOS for wideband multi-radio applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 532-533.
6. S. M. Taleie, T. Copani, B. Bakkaloglu, and S. Kiaei, "A bandpass Delta-Sigma RF-DAC with embedded FIR reconstruction filter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 578-579.
7. R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 8, pp. 461-466, Aug. 1993.
8. W. Lee and C. Sodini, "A topology for higher order interpolative coders," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1987, pp. 459-462.
9. "Radio frequency devices," Title 47-Telecommunications, ch. 1, pt. 15, p. 128. Federal Communications Commission, 2006.
10. J. Vankka, J. Sommarek, J. Ketola, I. Teikari, and K. Halonen, "A digital quadrature modulator with on-chip D/A converter," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1635-1642, Oct. 2003.
11. A. Zverev, Handbook of Filter Synthesis. New York: Wiley, 1967.
12. X. He and W. Kuhn, "A 2.5 GHz low power, high dynamic range, self-tuned Q enhanced LC filter in SOI," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1618-1628, Aug. 2005.
13. H. Khorramabadi and P. Gray, "High-frequency CMOS continuous-time filters," IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 939-948, Dec. 1984.
14. B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol. SC-3, no. 4, pp. 365-373, Dec. 1968.
15. A. Kral, F. Behbahani, and A. Abidi, "RF CMOS oscillators with switched tuning," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1998, pp. 555-558.
16. J. Candy and A. Huynh, "Double interpolation for digital-to-analog conversion," IEEE Trans. Commun., vol. COM-34, no. 1, pp. 77-81, Jan. 1986.
17. M. Matsui, H. Hara, Y. Uetani, L. Kim, T. Nagamatsu, Y. Watanabe, A. Chiba, K. Matsuda, and T. Sakurai, "A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1482-1490, Dec. 1994.
18. J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits-A Design Perspective, C. G. Sodini, Ed., 2nd ed. Englewood Cliffs, NJ: Prentice Hall, 2003.
19. B. Nikolic, V. Oklobdzija, V. Stoyanovic, W. Jia, J. Chiu, and M. Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876-884, Jun. 2000.
20. M. Pelgrom, C. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 24, pp. 1433-1439, Oct. 1989.
21. A. Van den Bosch, M. Borremans, M. Steyaert, and W. Sansen, "A 10-bit 1-Gsample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
22. K. Doris, A. van Roermund, and D. Leenaerts, "Mismatch-based timing errors in current steering DACs," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2003, pp. 977-980.