Differential public physically unclonable functions: Architecture and applications

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 242-247

  Potkonjak, Miodrag ^a   Meguerdichian, Saro ^a   Nahapetian, Ani ^a   Wei, Sheng ^a  

^a Los Angeles   (United States)

Author keywords

Authentication; hardware security; PPUF; PUF; smart cards

Indexed keywords

HARDWARE SECURITY; LOW COSTS; PPUF; PUF; SECURITY ATTACKS; ULTRA HIGH SPEED; ULTRA LOW POWER;

COMPUTER AIDED DESIGN; SMART CARDS;

RADIO SYSTEMS;

EID: 80052681348     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. M. Potkonjak et al., "Trusted sensors and remote sensing", IEEE Sensors, pp. 1104-1107, 2010.
2. K. Bernstein et al., "High-performance CMOS variability in the 65-nm regime and beyond," IBM Research and Development, vol. 50, nos. 4-5, pp. 433-450, 2006.
3. S. Borkar et al., "Parameter variations and impact on circuits and microarchitecture," DAC, pp. 338-342, 2003.
4. B. Gassend et al., "Silicon physical random functions,"ACM CCS, pp. 148-160, 2002.
5. J. Guajardo et al., "Anti-counterfeiting, key distribution, and key storage in an ambient world via physical unclonable functions," ISF, vol. 11, no. 1, pp. 19-41, 2009.
6. K. Kursawe et al., "Reconfigurable physical unclonable functions-enabling technology for tamper-resistant storage," HOST, pp. 22-29, 2009.
7. R. Anderson et al., "Cryptographic processors-a survey," IEEE Proceedings, vol. 94, no. 2, pp. 357-369, 2006.
8. N. Beckmann and M. Potkonjak, "Hardware-based public-key cryptography with public physically Unclonable Functions," Info. Hiding, pp. 206-220, 2009.
9. G. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation,"DAC, pp. 9-14, 2007.
10. S. Wei et al., "Gate-level characterization: foundations and hardware security applications," ACM/IEEE DAC, pp. 222-227, 2010.
11. S. Wei and M. Potkonjak, "Scalable segmentation-based malicious circuitry detection and diagnosis, ICCAD, pp. 483-486, 2010.
12. S. Wei et al., "Malicious Circuitry Detection Using Thermal Conditioning," IEEE TIFS, 2011.
13. S. Wei and M. Potkonjak, "Scalable hardware Trojan diagnosis," IEEE Transactions on VLSI Systems, 2011.
14. S. Wei and M. Potkonjak, "Integrated circuit security techniques using variable supply voltage," ACM/IEEE DAC, 2011.
15. M. Potkonjak, et al., "Hardware Trojan horse detection using gate-level characterization," DAC, pp. 688-693, 2009.
16. J. S. J. Wong, P. Sedcole, and P. Y. K. Cheung, "Self-measurement of combinatorial circuit delays in FPGAs," TRETS, v. 2, n. 2, pp. 1-22, 2009.
17. Y. Kim, et al., "Low-cost gate-oxide early-life failure detection in robust systems," VLSI Circuits Symposium, pp. 1-2, 2010.
18. M. Agarwal, B. Paul, M. Zhang, and S. Mitra, "Circuit failure prediction and its application to transistor aging," VTS, pp. 277-286, 2007.
19. S. Meguerdichian and M. Potkonjak, "Device aging-based physically unclonable functions,"ACM/IEEE DAC, 2011.