A first step towards automatic application of power analysis countermeasures

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 230-235

  Bayrak, Ali Galip ^a   Regazzoni, Francesco ^b,c   Brisk, Philip ^d   Standaert, François Xavier ^c   Ienne, Paolo ^a  

^a EPFL   (Switzerland)

^b UNIVERSITY OF LUGANO   (Switzerland)

^c UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Automation; AVR; Power Analysis Attacks; Software Countermeasure

Indexed keywords

APPLICATION PROGRAMS; AUTOMATION; COMPUTER AIDED DESIGN; INFORMATION THEORY;

AUTOMATIC APPLICATION; AVR MICROCONTROLLERS; CRYPTOGRAPHIC ALGORITHMS; DESIGN AND IMPLEMENTATIONS; HARDWARE AND SOFTWARE; SECRET INFORMATION; SOFTWARE IMPLEMENTATION; SYSTEMATIC METHODOLOGY;

SIDE CHANNEL ATTACK;

EID: 80052670809     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2024724.2024778     Document Type: Conference Paper

References (22)

1. C. Archambeau, E. Peeters, F.-X. Standaert and J.-J. Quisquater. Template attacks in principal subspaces. In Cryptographic Hardware and Embedded Systems -CHES 2006, pages 1-14, 2006.
2. M. Barbosa, A. Moss, and D. Page. Constructive and destructive use of compilers in elliptic curve cryptography. Journal of Cryptology, 22(2):259-281, April 2009.
3. Computer Aided Cryptography Engineering (CACE European Project). http://www.cace-project.eu.
4. J.-S. Coron and L. Goubin. On Boolean and arithmetic masking against differential power analysis. In Cryptographic Hardware and Embedded Systems -CHES 2000, pages 231-237, 2000. (Pubitemid 33213971)
5. K. Gandol, C. Mourtel, and F. Olivier. Electromagnetic analysis: Concrete results. In Cryptographic Hardware and Embedded Systems -CHES 2001, pages 251-261, May 2001.
6. S. Guilley, P. Hoogvorst, Y. Mathieu, and R. Pacalet. The "backend duplication" method. In Cryptographic Hardware and Embedded Systems -CHES 2005, pages 383-397, August 2005.
7. J. Irwin, D. Page, and N. P. Smart. Instruction stream mutation for non-deterministic processors. In 13th International Conference on Application-Specific Systems, Architectures and Processors, pages 286-295, July 2002.
8. P. Kocher. Timing attacks on implementations of Diffie-Hellman, RSA, DSS and other systems. In Advances in Cryptology -CRYPTO '96, pages 104-113, September 1996.
9. P. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In Advances in Cryptology -CRYPTO '99, pages 398-412, August 1999.
10. S. Mangard, E. Oswald, and T. Popp. Power Analysis Attacks - Revealing the Secrets of Smart Cards. Springer, 2007.
11. D. May, H. L. Muller, and N. P. Smart. Non-deterministic processors. In Information Security and Privacy - ACISP '01, pages 115-129, July 2001.
12. D. May, H. L. Muller, and N. P. Smart. Random register renaming to foil DPA. In Cryptographic Hardware and Embedded Systems -CHES 2001, pages 28-38, May 2001. (Pubitemid 33329051)
13. S. W. Moore, R. D. Mullins, P. A. Cunningham, R. J. Anderson, and G. S. Taylor. Improving smart card security using self-timed circuits. In 8th International Symposium on Advanced Research in Asynchronous Circuits and Systems - ASYNC 2002, pages 211-218, April 2002.
14. E. Prouff. DPA Attacks and S-Boxes. In Fast Software Encryption -FSE 2005, pages 424-441, 2005.
15. F. Regazzoni, A. Cevrero, F.-X. Standaert, S. Badel, T. Kluter, P. Brisk, Y. Leblebici, and P. Ienne. A design flow and evaluation framework for DPA-resistant instruction set extensions. In Cryptographic Hardware and Embedded Systems -CHES 2009, pages 205-219, September 2009.
16. F. Regazzoni, T. Eisenbarth, A. Poschmann, J. Großschädl, F. K. Gürkaynak, M. Macchetti, Z. T. Deniz, L. Pozzi, C. Paar, Y. Leblebici, and P. Ienne. Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology. Transactions on Computational Science, 5430:230-243, 2009.
17. A. G. Rostovtsev and O. V. Shemyakina. AES side channel attack protection using random isomorphisms. Cryptology e-Print Archive, March 2005.
18. F.-X. Standaert, T. G. Malkin, and M. Yung. A unified framework for the analysis of side-channel key recovery attacks. In Advances in Cryptology -EUROCRYPT '09, pages 443-461, April 2009.
19. S. Tillich and J. Großschädl. Power analysis resistant AES implementation with instruction set extensions. In Cryptographic Hardware and Embedded Systems -CHES 2007, pages 303-319, 2007.
20. K. Tiri, M. Akmal, and I. Verbauwhede. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In 28th European Solid-State Circuits Conference, pages 403-406, September 2002.
21. K. Tiri and I. Verbauwhede. A digital design flow for secure integrated circuits. IEEE Transactions on CAD of Integrated Circuits and Systems, 25(7):1197-1208, 2006. (Pubitemid 43824516)
22. S. S. R. Varadhan. Large deviations. Annals of Probability, 36(2):397-419, 2008.