Learning microarchitectural behaviors to improve stimuli generation quality

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 848-853

  Katz, Yoav ^a   Rimon, Michal ^a   Ziv, Avi ^a   Shaked, Gai ^b  

^a IBM RESEARCH   (United States)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Functional Verification; Machine Learning; Microarchitecture; Stimuli Generation

Indexed keywords

ABILITY TESTING; COMPUTER AIDED DESIGN; DECISION TREES; INTEGRATED CIRCUIT DESIGN; LEARNING SYSTEMS; TREES (MATHEMATICS);

AUTOMATIC METHOD; DECISION TREE LEARNING ALGORITHM; FUNCTIONAL VERIFICATION; MICRO ARCHITECTURES; QUALITY TEST; SIMULATION TRACES; STIMULI GENERATION; TESTING KNOWLEDGE;

LEARNING ALGORITHMS;

EID: 80052667355     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2024724.2024914     Document Type: Conference Paper

References (13)

1. A. Adir, E. Almog, L. Fournier, E. Marcus, M. Rimon, M. Vinov, and A. Ziv. Genesys-Pro: Innovations in test program generation for functional processor verification. IEEE Design and Test of Computers, 21(2):84-93, 2004.
2. T. M. Cover and J. A. Thomas. Elements of Information Theory. John Wiley, 1991.
3. K. Eder, P. Flach, and H.-W. Hsueh. Towards automating simulation-based design verification using ILP. In S. Muggleton, R. Otero, and A. Tamaddoni-Nezhad, editors, Inductive Logic Programming, volume 4455 of Lecture Notes in Computer Science, pages 154-168. 2007.
4. T. S. Ferguson. A Course in Large Sample Theory. Chapman & Hall, 1996.
5. S. Fine and A. Ziv. Coverage directed test generation for functional verification using Bayesian networks. In Proceedings of the 40th Design Automation Conference, pages 286-291, June 2003.
6. S. Hettich and S. D. Bay. The UCI KDD archive. http://kdd.ics.uci.edu, 1999.
7. International technology roadmap for semiconductors 2009 edition - design. Website. http://www.itrs.net/Links/2009ITRS/2009Chapters-2009Tables/ 2009-Design.pdf.
8. R. Kalla, B. Sinharoy, W. Starke, and M. Floyd. POWER7: IBM's next-generation server processor. IEEE Micro, 30(2):7-15, 2010.
9. Y. Naveh, M. Rimon, I. Jaeger, Y. Katz, M. Vinov, E. Marcus, and G. Shurek. Constraint-based random stimuli generation for hardware verification. AI Magazine, 28(3):13-30, 2007.
10. J. R. Quinlan. C4.5: Programs for Machine Learning. Morgan Kaufmann, 1993.
11. G. Squillero. MicroGP|an evolutionary assembly program generator. Genetic Programming and Evolvable Machines, 6(3):247-263, 2005. (Pubitemid 41677283)
12. I. Wagner, V. Bertacco, and T. Austin. Microprocessor verification via feedback-adjusted Markov models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(6):1126-1138, June 2007. (Pubitemid 46685646)
13. B. Wile, J. C. Goss, and W. Roesner. Comprehensive Functional Verification - The Complete Industry Cycle. Elsevier, 2005.