3D integration for energy efficient system design

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 214-219

  Borkar, Shekhar ^a  

^a INTEL CORPORATION   (United States)

Author keywords

3D; Automation; Performance; Power

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; INTEGRATION; SYSTEMS ANALYSIS; THREE DIMENSIONAL INTEGRATED CIRCUITS;

3-D INTEGRATION; ENERGY EFFICIENT; ENERGY EFFICIENT SYSTEMS; HETEROGENEOUS INTEGRATION; INTEGRATION CAPACITY; PERFORMANCE; POWER; TECHNOLOGY SCALING;

ENERGY EFFICIENCY;

EID: 80052655097     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2024724.2024774     Document Type: Conference Paper

References (7)

1. Koyanagi et al, "Future System-on-Silicon LSI Chips", IEEE Micro, July/August 1998.
2. J. Barth, et al, "A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier", ISSCC 2007.
3. S. Vangal et al, "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS", JSSC, Jan 2008.
4. Y. Hoskote et al, "Teraflop Prototype Processor with 80 Cores", Hot Chips conference, 2007.
5. Y. Hoskote et al, "68. A 5-GHz Mesh Interconnect for a Teraflops Processor", IEEE Micro, Sep-Oct 2007.
6. G. Van der Plas et al, "Design Issues and Considerations for Low-Cost 3-D TSV IC Technology", JSSC, Jan 2011.
7. Young-Joon Lee et al, "Multi-functional interconnect cooptimization for fast and reliable 3D stacked ICs", ICCAD 2009.