HomeAlone: Co-residency detection in the cloud via side-channel analysis

Proceedings - IEEE Symposium on Security and Privacy

Volumn , Issue , 2011, Pages 313-328

  Zhang, Yinqian ^a   Juels, Ari ^b   Oprea, Alina ^b   Reiter, Michael K ^a  

^a UNIVERSITY OF NORTH CAROLINA   (United States)

^b RSA Laboratories   (United States)

Author keywords

Cloud computing; Co residency detection; Infrastructure as a service (IaaS); Side channel analysis

Indexed keywords

CACHE MEMORY; INFRASTRUCTURE AS A SERVICE (IAAS); SENSITIVE DATA;

CLOUD PROVIDERS; CLOUD-COMPUTING; CO-RESIDENCY DETECTION; INFRASTRUCTURE-AS-A-SERVICE; PHYSICAL ISOLATION; RECENT RESEARCHES; SENSITIVE DATAS; SIDE-CHANNEL; SIDE-CHANNEL ANALYSIS; VIRTUALIZATIONS;

SIDE CHANNEL ATTACK;

EID: 80052008862     PISSN: 10816011     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SP.2011.31     Document Type: Conference Paper

References (49)

1. Amazon elastic compute cloud. http://aws.amazon.com/ec2/.
2. FlexiScale utility computing. http://www.flexiant.com/.
3. Rackspace. http://www.rackspacecloud.com/.
4. O. Aciiçmez, B. B. Brumley, and P. Grabher. New results on instruction cache attacks. In Cryptographic Hardware and Embedded Systems, CHES 2010, 12th International Workshop, pages 110-124, August 2010.
5. O. Aciiçmez and Ç. K. Koç. Trace driven cache attack on AES (short paper). In Information and Communications Security, 8th International Conference, ICICS 2006, pages 112-121, 2006.
6. O. Aciiçmez, Ç. K. Koç, and J.-P. Seifert. On the power of simple branch prediction analysis. In 2nd ACM Symposium on Information, Computer and Communications Security, pages 312-320, March 2007.
7. O. Aciiçmez, Ç. K. Koç, and J.-P. Seifert. Predicting secret keys via branch prediction. In Topics in Cryptology - CTRSA 2007, The Cryptographers' Track at the RSA Conference 2007, pages 225-242, February 2007.
8. O. Aciiçmez, W. Schindler, and Ç. K. Koç. Cache based remote timing attack on the AES. In Topics in Cryptology - CT-RSA 2007, The Cryptographers' Track at the RSA Conference 2007, pages 271-286, February 2007.
9. O. Aciiçmez and J.-P. Seifert. Cheap hardware parallelism implies cheap security. In Workshop on Fault Diagnosis and Tolerance in Cryptography, pages 80-91, September 2007.
10. A. Aviram, S. Hu, B. Ford, and R. Gummadi. Determinating timing channels in compute clouds. In ACM Cloud Computing Security Workshop, pages 103-108, October 2010.
11. Amazon AWS. AWS case study: Numerate finds a winning combination with AWS. http://bit.ly/a0ONsQ, 2010.
12. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In 17th International Conference on Parallel Architectures and Compilation Techniques, October 2008.
13. C. Bienia and K. Li. Parsec 2.0: A new benchmark suite for chip-multiprocessors. In 5th Annual Workshop on Modeling, Benchmarking and Simulation, June 2009.
14. A. Bogdanov, T. Eisenbarth, C. Paar, and M. Wienecke. Differential cache-collision timing attacks on AES with applications to embedded CPUs. In Topics in Cryptology - CTRSA 2010, The Cryptographers' Track at the RSA Conference 2010, pages 235-251, March 2010.
15. J. Bonneau and I. Mironov. Cache-collision timing attacks against AES. In Cryptographic Hardware and Embedded Systems - CHES 2006, 8th International Workshop, pages 201-215, 2006. (Pubitemid 44710731)
16. B. B. Brumley and R. M. Hakala. Cache-timing template attacks. In Advances in Cryptology - ASIACRYPT 2009, pages 667-684, 2009.
17. E. Bugnion, J. M. Anderson, T. C. Mowry, M. Rosenblum, and M. S. Lam. Compiler-directed page coloring for multiprocessors. In 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 244-255, 1996.
18. T. Carlson. Secure cloud offerings for government. MSDN blog, http://bit.ly/b2e1sI, 24 February 2010.
19. S.X̃. Chen and J.S̃. Liu. Statistical applications to the Poisson-binomial and conditional Bernoulli distributions. Statistica Sinica, 7:875-892, 1997.
20. D. Chisnall. The Definitive Guide to the Xen Hypervisor (Prentice Hall Open Source Software Development Series). Prentice Hall PTR, November 2007.
21. PCI Security Standards Council. Payment card industry (PCI) data security standard v.2. http://www.pcisecuritystandards.org, October 2010.
22. Y. Dong, S. Li, A. Mallick, J. Nakajima, K. Tian, X. Xu, F. Yang, and W. Yu. Extending Xen with Intel virtualization technology. Intel Technology Journal, 10, 2006.
23. P. Grabher, J. Großschädl, and D. Page. Cryptographic side-channels from low-power cache memory. In Cryptography and Coding, 11th IMA International Conference, pages 170-184, December 2007.
24. M. Henricksen, W. S. Yap, C. H. Yian, S. Kiyomoto, and T. Tanaka. Side-channel analysis of the K2 stream cipher. In Information Security and Privacy, 15th Australasian Conference, ACISP 2010, pages 53-73, July 2010.
25. E. Käsper and P. Schwabe. Faster and timing-attack resistant AES-CGM. In Cryptographic Hardware and Embedded Systems - CHES 2009, 11th International Workshop, pages 1-17, September 2009.
26. G. Keramidas, A. Antonopoulos, D. N. Serpanos, and S. Kaxiras. Non deterministic caches: A simple and effective defense against side channel attacks. Design Automation for Embedded Systems, 12(3):221-230, 2008.
27. P. C. Kocher. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In N. Koblitz, editor, Advances in Cryptology - Proceedings of Crypto'96, volume 1109 of LNCS, pages 104-113. Springer-Verlag, 1996. (Pubitemid 126106234)
28. J. Kong, O. Aciiçmez, J.-P. Seifert, and H. Zhou. Deconstructing new cache designs for thwarting software cache-based side channel attacks. In 2nd ACM Workshop on Computer Security Architectures, pages 25-34, October 2008.
29. R. Könighofer. A fast and cache-timing resistant implementation of AES. In Topics in Cryptology - CT-RSA 2008, The Cryptographers' Track at the RSA Conference 2008, pages 187-202, April 2008. (Pubitemid 351641984)
30. G. Leander, E. Zenner, and P. Hawkes. Cache timing analysis of LFSR-based stream ciphers. In Cryptography and Coding, 12th IMA International Conference, pages 433-445, December 2009.
31. W. L. Lynch and B. K.and Flynn M. J. Bray. The effect of page allocation on caches. In 25th Annual International Symposium on Microarchitecture, pages 222-225, 1992.
32. G. Neiger, A. Santoni, F. Leung, D. Rodgers, and R. Uhlig. Intel virtualization technology: Hardware support for for efficient processor virtualization. Intel Technology Journal, 10, 2006.
33. M. Neve and J.-P. Seifert. Advances on access-driven cache attacks on AES. In Selected Areas in Cryptography, 13th International Workshop, SAC 2006, pages 147-162, August 2006.
34. M. Neve, J.-P. Seifert, and Z. Wang. A refined look at Bernstein's AES side-channel analysis. In ACM Symposium on Information, Computer and Communications Security, March 2006.
35. C. Percival. Cache missing for fun and profit. In BSDCon 2005, 2005.
36. H. Raj, R. Nathuji, A. Singh, and P. England. Resource management for isolation enhanced cloud services. In ACM Cloud Computing Security Workshop, pages 77-84, November 2009.
37. C. Rebeiro, D. Mukhopadhyay, J. Takahashi, and T. Fukunaga. Cache timing attacks on Clefia. In Progress in Cryptology - INDOCRYPT 2009, 10th International Conference on Cryptology in India, pages 104-118, December 2009.
38. T. Ristenpart, E. Tromer, H. Shacham, and S. Savage. Hey, you, get off of my cloud: Exploring information leakage in third-party compute clouds. In 16th ACM Conference on Computer and Communications Security, pages 199-212, 2009.
39. B. Stone and A. Vance. Companies slowly join cloud-computing. New York Times, 18 April 2010.
40. K. Tiri, O. Aciiçmez, M. Neve, and F. Andersen. An analytical model for time-driven cache attacks. In Fast Software Encryption, 14th International Workshop, FSE 2007, pages 399-413, 2007.
41. E. Tromer, D. A. Osvik, and A. Shamir. Efficient cache attacks on AES, and countermeasures. Journal of Cryptology, 23(1):37-71, 2010.
42. Y. Tsunoo, T. Saito, T. Suzaki, M. Shigeri, and H. Miyauchi. Cryptanalysis of DES implemented on computers with cache. In Cryptographic Hardware and Embedded Systems - CHES 2003, pages 62-76, 2003.
43. Y. Tsunoo, E. Tsujihara, K. Minematsu, and H. Miyauchi. Cryptanalysis of block ciphers implemented on computers with cache. In International Symposium on Information Theory and Its Applications, pages 803-806, 2002.
44. Y. Tsunoo, E. Tsujihara, M. Shigeri, H. Kubo, and K. Minematsu. Improving cache attacks using cipher structure. International Journal of Information Security, 5(3):166-176, 2006. (Pubitemid 43898958)
45. J. Vijayan. Will security concerns darken Google's government cloud? ComputerWorld, 17 September 2009.
46. Z. Wang and R. B. Lee. Covert and side channels due to processor architecture. In 22nd Annual Computer Security Applications Conference (ACSAC), pages 473-482, December 2006. (Pubitemid 351232939)
47. Z. Wang and R. B. Lee. New cache designs for thwarting software cache-based side channel attacks. In 34th International Symposium on Computer Architecture, pages 494-505, June 2007. (Pubitemid 47582127)
48. Z. Wang and R. B. Lee. A novel cache architecture with enhanced performance and security. In 41st IEEE/ACM International Symposium on Microarchitecture, pages 83-93, November 2008.
49. E. Zenner. A cache timing analysis of HC-256. In Selected Areas in Cryptography, 15th International Workshop, SAC 2008, pages 199-213, August 2009.