Automating the design flow for distributed embedded automotive applications: Keeping your time promises, and optimizing costs, too

SIES 2011 - 6th IEEE International Symposium on Industrial Embedded Systems, Conference Proceedings

Volumn , Issue , 2011, Pages 156-165

  Büker, Matthias ^a   Damnr, Werner ^b   Ehment, Günter ^b   Metzner, Alexander ^c   Stierandt, Ingo ^b   Thaden, Eike ^a  

^a OFFIS ^*  (Germany)

^b UNIVERSITY OF OLDENBURG   (Germany)

^c UNIVERSITY OF APPLIED SCIENCES REGENSBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED DESIGN; AUTOMOTIVE APPLICATIONS; BUS-BASED; DESIGN FLOWS; DISTRIBUTED EXECUTION; ELECTRONIC ARCHITECTURE; MATLAB-SIMULINK; SPECIFICATION MODELS; SYSTEM LEVELS; TARGET HARDWARE; TASK STRUCTURE; TIMING REQUIREMENTS;

DESIGN; HIERARCHICAL SYSTEMS; OPTIMIZATION; SPACE RESEARCH; SPECIFICATIONS; SYSTEMS ANALYSIS;

EMBEDDED SYSTEMS;

EID: 80051960860     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIES.2011.5953658     Document Type: Conference Paper

References (25)

1. Ernst Althaus, Rouven Naujoks, and Eike Thaden. A column generation approach to scheduling of periodic tasks. In Proc. 10th International Symposium on Experimental Algorithms, 2011.
2. S. Altmeyer, C. Hümbert, B. Lisper, and R. Wilhelm. Parametric timing analysis for complex architectures. In Proc. Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'08), 2008.
3. M. Büker, W. Damm, G. Ehmen, A. Metzner, I. Stierand, and E. Thaden. Automating the design flow for distributed embedded automotive applications: keeping your time promises, and optimizing costs, too. Technical Report 69, SFB/TR 14 AVACS, 2011.
4. M. Büker, A. Metzner, and I. Stierand. Testing real-time task networks with functional extensions using model-checking. In Proc. ETFA, 2009.
5. W. Damm, T. Toben, and B. Westphal. On the expressive power of live sequence charts. In Program Analysis and Compilation, Theory and Practice: Essays Dedicated to Reinhard Wilhelm, LNCS. 2007.
6. Robert Davis, Alan Burns, Reinder Bril, and Johan Lukkien. Controller area network (can) schedulability analysis: Refuted, revisited and revised. Real-Time Systems, 35:239-272, 2007. (Pubitemid 46223453)
7. Henning Dierks, Alexander Metzner, and Ingo Stierand. Efficient modelchecking for real-time task networks. In 6th International Conference on Embedded Software and Systems, May 2009.
8. Shantanu Dutt. New faster kernighan-lin-type graph-partitioning algorithms. In Proc. Intl. Conf. on Computer-aided design (ICCAD), 1993.
9. F. Eisenbrand, W. Damm, A. Metzner, G. Shmonin, R. Wilhelm, and S. Winkel. Mapping Task-Graphs on Distributed ECU Networks: Efficient Algorithms for Feasibility and Optimality. In Proc. Conf. on Embedded and Real-Time Computing Systems and Applications, 2006.
10. Cagkan Erbas. System-Level Modeling and Design Space Exploration for Multiprocessor Embedded System-on-Chip Architectures. PhD thesis, University of Amsterdam, 2006.
11. C. M. Fiduccia and R. M. Mattheyses. A linear-time heuristic for improving network partitions. In Proc. DAC'82, pages 175-181, 1982.
12. Arne Hamann, Razvan Racu, and Rolf Ernst. Formal methods for automotive platform analysis and optimization. In Proc. Future Trends in Automotive Electronics and Tool Integration Workshop, 2006.
13. B. Jonsson, S. Perathoner, L. Thiele, and W. Yi. Cyclic dependencies in modular performance analysis. In Proc. of the 8th ACM International Conference on Embedded Software, 2008.
14. B. W. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. The Bell system technical journal, 49(1), 1970.
15. Simon Kuenzli. Efficient Design Space Exploration for Embedded Systems. PhD thesis, Swiss Federal Institute of Technology, 2006.
16. J. Madsen, T. K. Stidsen, P. Kjaerulf, and S. Mahadevan. Multiobjective design space exploration of embedded system platforms. In From Model-Driven Design to Resource Management for Distributed Embedded Systems, volume 225 of IFIP, pages 185-194. Springer, 2007.
17. A. Metzner, M. Fränzle, C. Herde, and I. Stierand. An Optimal Approach to the Task Allocation Problem on Hierarchical Architectures. In Proc. International Parallel and Distributed Processing Symposium, 2006.
18. A. Metzner and C. Herde. RTSAT - an optimal and efficient approach to the task allocation problem in distributed architectures. In Proc. RTSS '06, pages 147-158, 2006.
19. Paul Pop, Petru Eles, and Zebo Peng. Schedulability-driven communication synthesis for time triggered embedded systems. Real-Time Systems, 26:297-325, 2004.
20. Traian Pop, Paul Pop, Petru Eles, and Zebo Peng. Analysis and optimisation of hierarchically scheduled multiprocessor embedded systems. International Journal of Parallel Programming, 36(1):37-67, 2008.
21. Razvan Racu, Rolf Ernst, Kai Richter, and Marek Jersak. A virtual platform for architecture integration and optimization in automotive communication networks. In SAE World Congress, volume System Level Architecture Design Tools and Methods (SP-2129), 2007.
22. J. Rox and R. Ernst. Construction and Deconstruction of Hierarchical Event Streams with Multiple Hierarchical Layers. In Proc. ECRTS, 2008.
23. E. Thaden, H. Lipskoch, A. Metzner, and I. Stierand. Exploiting gaps in fixed-priority preemptive schedules for task insertion. In Proc. Embedded and Real-Time Computing Systems and Applications, 2010.
24. K. W. Tindell, A. Burns, and A. J. Wellings. Allocating hard real-time tasks: An NP-Hard problem made easy. Real-Time Systems, 1992.
25. Stephan Wilhelm and Björn Wachter. Symbolic state traversal for WCET analysis. In Proc. Intl. Conf. on Embedded Software (EMSOFT), 2009.