Efficient model-checking for real-time task networks

Proceedings - 2009 International Conference on Embedded Software and Systems, ICESS 2009

Volumn , Issue , 2009, Pages 11-18

  Dierks, Henning ^a   Metzner, Alexander ^a   Stierand, Ingo ^b  

^a OFFIS ^*  (Germany)

^b UNIVERSITY OF OLDENBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACT LEVELS; EFFICIENT SCHEDULING; FORMAL SPECIFICATION; FORMAL SYSTEMS; FORMAL VERIFICATIONS; HARDWARE ARCHITECTURE; LIVE SEQUENCE CHART; OPERATING SYSTEMS; REAL TIME SCHEDULING; REAL-TIME TASKS; REAL-WORLD SYSTEM; SAFETY CRITICAL SYSTEMS; TASK NETWORKS; TEMPORAL ANALYSIS; TEMPORAL SYSTEMS; TIMED AUTOMATA;

AUTOMATA THEORY; COMPUTER OPERATING SYSTEMS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; FLOWCHARTING; MODEL CHECKING; REAL TIME SYSTEMS; SCHEDULING; SEMANTICS; TRANSLATION (LANGUAGES);

FORMAL METHODS;

EID: 70349694518     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICESS.2009.26     Document Type: Conference Paper

References (17)

1. R. Alur, C. Courcoubetis, and D. L. Dill. Model-checking for real-time systems. In Proc. of the Fifth IEEE Symposium on Logic in Computer Science (LICS), 1990.
2. R. Alur and D. Dill. A theory of timed automata. Theoretical Computer Science, 126:183-235, 1994.
3. W. Damm and D. Harel. LSCs: Breathing life into Message Sequence Charts. Formal Methods in System Design, 19(1):45-80, July 2001.
4. E. Fersman, L. Mokrushin, P. Pettersson, and W. Yi. Schedulability Analysis Using Two Clocks. In Proc. TACAS, 2003.
5. E. Fersman and W. Yi. A Generic Approach to Schedulability Analysis of Real-Time Tasks. Nordic Journal of Computing, 11(2), 2004.
6. D. Harel and M. Politi. Modeling Reactive Systems with Statecharts: The STATEMATE Approach. McGraw-Hill, 1998.
7. M. Hendriks and M. Verhoef. Timed Automata Based Analysis of Embedded System Architectures. In WPDRTS, 2006.
8. C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall, 1985.
9. J. Klose, T. Toben, B. Westphal, and H. Wittke. Check it out: On the efficient formal verification of Live Sequence Charts. In CAV'06, pages 219-233, 2006.
10. P. Krcál and W. Yi. Decidable and Undecidable Problems in Schedulability Analysis Using Timed Automata. In TACAS'04, pages 236-250, 2004.
11. S. Kupferschmid, M. Wehrle, B. Nebel, and A. Podelski. Faster Than Uppaal? In CAV, 2008.
12. K. Larsen, P. Petterson, and Wang Yi. Uppaal in a nutshell. STTT - International Journal on Software Tools for Technology Transfer, 1(1-2):134-152, Dec. 1997.
13. G. Madl, S. Abdelwahed, and D. Schmidt. Verifying distributed real-time properties of embedded systems via graph transformations and model checking. Real-Time Systems, 33(1-3):77-100, 2006.
14. K. Richter and R. Ernst. Event model interfaces for heterogeneous system analysis. In DATE'02, pages 506-513, 2002.
15. K. Richter, R. Racu, and R. Ernst. Scheduling Analysis Integration for Heterogeneous Multiprocessor SoC. In RTSS'03, pages 236-245, 2003.
16. V. Sha and et al. Real time scheduling theory: A historical perspective. Real-Time Systems, 2004.
17. L. Thiele, S. Chakraborty, and M. Naedele. Real-time Calculus for Scheduling Hard Real-Time Systems. In International Symposium on Circuits and Systems (ISCAS), 2000.