Testing real-time task networks with functional extensions using model-checking

ETFA 2009 - 2009 IEEE Conference on Emerging Technologies and Factory Automation

Volumn , Issue , 2009, Pages

  Büker, Matthias ^a   Metzner, Alexander ^a   Stierand, Ingo ^b  

^a OFFIS ^*  (Germany)

^b UNIVERSITY OF OLDENBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL METHOD; CHECK SYSTEMS; DATA OBJECTS; EFFICIENT METHOD; EXTENDED MODEL; FUNCTIONAL EXTENSION; FUNCTIONAL SYSTEMS; INTERNAL STATE; REAL TIME SCHEDULING; REAL-TIME TASKS; SAFETY CRITICAL SYSTEMS; SCHEDULING ANALYSIS; TASK NETWORKS; TEMPORAL CORRECTNESS; TEMPORAL PROPERTY; TEMPORAL SYSTEMS; TIME-ACCURATE;

FACTORY AUTOMATION; MODEL CHECKING; SCHEDULING; SEMICONDUCTOR QUANTUM DOTS;

MATHEMATICAL MODELS;

EID: 77949903631     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETFA.2009.5347060     Document Type: Conference Paper

References (20)

1. R. Alur and D. L. Dill. A theory of timed automata. Theoretical Computer Science, 126:183-235, 1994.
2. G. Behrmann, A. David, and K. G. Larsen. A Tutorial on Uppaal 2004-11-17. Technical report, Aalborg University, Denmark, nov 2004.
3. F. Belli and B. Güldali. Software testing via model checking. Computer and Information Sciences - ISCIS 2004, pages 907-916, 2004.
4. J. Blom, A. Hessel, B. Jonsson, and P. Pettersson. LNCS, chapter Specifying and Generating Test Cases Using Observer Automata. 2005.
5. L. B. Briones and M. Röhl. Test derivation from timed automata. In Formal Methods and Software Engineering, Lecture Notes in Computer Science 3472, pages 201-231, 2005.
6. R. Ernst, D. Ziegenbein, K. Richter, L. Thiele, and J. Teich. Hardware/software codesign of embedded systems - the spi workbench, 1999.
7. E. Fersman, L. Mokrushin, P. Pettersson, and W. Yi. Schedulability analysis of fixed-priority systems using timed automata. Theor. Comput. Sci., 354(2):301-317, 2006.
8. M. Hendriks and M. Verhoef. Timed automata based analysis of embedded system architectures. In Proc. of 20th International Parallel and Distributed Processing Symposium, IPDPS 2006, page 8 pp., 2006.
9. J. Henkel and R. Ernst. A hardware/software partitioner using a dynamically determined granularity. In Proc. DAC, 1997.
10. R. M. Hierons, J. P. Bowen, and M. Harman, editors. FORTEST: Formal Methods and Testing. 2002.
11. G. Kahn. The semantics of a simple language for parallel programming. In J. L. Rosenfeld, editor, Information Processing '74: Proceedings of the IFIP Congress, pages 471-475. North-Holland, New York, NY, 1974.
12. J. Klose, T. Toben, B. Westphal, and H. Wittke. Check it out: On the efficient formal verification of Live Sequence Charts. In Proc. CAV'2006, pages 219-233, 2006.
13. B. Knerr, M. Holzer, and M. Rupp. HW/SW partitioning using high level metrics. In Proc. International Conference on Computing, Communications and Control Technologies (CCCT), pages 33-38, 2004.
14. A. Metzner. Scheduling analysis of distributed real-time systems under functional constraints. In Proc. Emerging Technologies and Factory Automation, ETFA, pages 591-599, Sept. 2008.
15. B. Nielsen and A. Skou. Automated test generation from timed automata. Tools and Algorithms for the Construction and Analysis of Systems, pages 343-357, 2001.
16. S. Perathoner, E. Wandeler, L. Thiele, A. Hamann, S. Schliecker, R. Henia, R. Racu, R. Ernst, and G. Harbour. Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems. In Proc. of the Conference on Embedded Software, 2007.
17. K. Richter, R. Racu, and R.Ernst. Scheduling analysis integration for heterogeneous multiprocessor soc. In Proc. RTSS, 2003.
18. J. Rox and R. Ernst. Construction and Deconstruction of Hierarchical Event Streams with Multiple Hierarchical Layers. In Proc. of the 20th Euromicro Conference on Real-Time Systems (ECRTS), 2008.
19. T. Schlichter, C. Haubelt, F. Hannig, and J. Teich. Using symbolic feasibility tests during design space exploration of heterogeneous multi-processor systems. In Proc. International Conference on Application-Specific Systems, Architecture and Processors (ASAP'05), 2005.
20. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. Design space exploration of network processor architectures, 2002.